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Established as a part of the rules of the UAVOutBackChallenge competition, is the re-
quirement to deliver a rescue package from an Remotely Piloted Aircraft System (RPAS)
from a minimum height of 65m. This rescue package is to contain a minimum of 500ml
of water. The safe delivery to a target point on the ground must account for both mini-
mal package damage and safe human interaction during the package’s terminal trajectory
phase. Existing methods which have been used are deployed parachutes or fixed autorota-
tion vanes which reduce the impact velocity of the released rescue packages. These meth-
ods are prone to variations in landing accuracy due to pre release trajectory calculation
errors, inconsistent trajectory paths due to poor package aerodynamics and importantly,
the variations in trajectory due to wind.
This project proposed to control and decelerate a package using an active autorotation
technique from the rotary helicopter environment. The technique has been researched by
many for military and civil purposes and is based upon the theory and research related
to safe landing of helicopter aircraft following engine power failure via the use of cyclic
and collective pitch control during the autorotation phase of flight.
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1.2 Aim
To design and prototype a device that can control and decelerate a package using an
active autorotation technique from the rotary helicopter environment.
1.3 Objectives
The resultant prototype system shall be capable of:
1. carrying a quantity of 500ml of water within a commercial container,
2. accept and actively descent along a defined path to given target co-ordinates,
3. constrain the terminal landing velocity below 3 m/sec, and
4. provide an environment for safe carriage and purposeful release of the rescue pack-
age.
The subordinate objectives include undertaking the project development considering a
safe development environment and ultimately production of a safe product at the conclu-
sion.
1.4 Context
CASA Civil Aviation Order 40.3.0 defines autorotative flight means a condition of flight
without power when lift and rotor speed are derived from the action of the airflow upwards
through the rotor system.
The aerodynamic forces developed through autorotation are the basis for the autogyro
which was first developed by Juan de la Cierva who designed and built the Autogiro
(de la Cierva & Ray 1931). Cierva’s craft used an axially aligned propeller to provide
thrust and a rotor for lift instead of a fixed wing. Autorotation is a condition whereby
torque is no longer imparted to the rotor by internal means and is instead developed by
upward airflow through the rotor. Autorotation is achieveable during un-powered descent
and is a possible emergency landing technique for helicopters with engine or driven train
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failures. Given the emergency situation, the upward movement of airflow imparts kinetic
energy into the rotor as the craft descends which is then translated into thrust close to
the ground through a complex pilot initiated flare manoeuvre.
The autorotation technique has been pursued as a possible alternate deceleration tech-
nique for landing spacecraft (Wernicke 1959), personnel (Lambermont & Pirie 1959) and
provisions (AIA 2003). Interest in helicopter safety and Unmanned Aircraft Systems
(UAVs) landing control have seen researchers pursue controlled autorotation as a means
for safe landing of helicopters or UAVs in emergencies or as the basis for accurate de-
livery to a given location. Research outcomes have proposed and validated algorithms
to plan and execute the controlled glidepath and safe landing using optimisation tech-
niques. Johnson, (Johnson 1977) derived a non-linear model that accounted for vertical
and longitudinal movement. Johnson’s optimal control used a cost function that min-
imised horizontal and vertical speeds on landing. This optimisation used forwards and
backwards numerical integration between defined boundaries using the steepest descent
method.
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1.5 Ethics and Implications
1.5.1 Engineering Ethics
The Engineers Australia Code of Ethics defines the values and principles that shape the
decisions engineers make in engineering practice. Within the Code of Ethics are guidelines
on Professional Conduct that provide a framework for members of Engineers Australia to
use when exercising judgment in the practice of engineering.
The pursuit of an engineering solution to improve the process of rescuing people or sus-
taining stranded people is seen by the Author as a humanitarian goal.
1.5.2 Prototype Readiness Implications
Though this engineering effort is focused on providing an alternate solution to methods
of accurately deliverying supplies to stranded personnel, there are many issues to con-
sider within the current aerospace regulatory environment. These issues such as software
assurance must be addressed to satisfy airworthiness and safety regulations. This project
provides a small insight into the broader effort a commercial product would require to be
considered safe and fit for purpose.
1.6 Overview of the Dissertation
This dissertation is organised as follows:
Chapter 2 Previous Work,
Chapter 3 Establishing System Requirements,
Chapter 4 Rotary Deceleration System - Design and Construction,
Chapter 5 Prototype Verification, and




This chapter discusses the basics of Navigation, Transfer Alignment and the Regulatory
Environment that must be considered when developing the RDS prototype.
2.2 Previous Work
2.2.1 Navigation
Navigation control requires the understanding of basic navigation reference frames and
the earths geometry. Positional control of the RDS both pre and post release requires
the translation of the navigation information between these reference frames. The basic
frame is the body of the RDS. This body frame is defined by three axes in which on
board sensors are aligned that measure accelerations and angular rates. To control the
RDS from a point in flight to a point on the earth, these body co-ordinates must be
translated to the earth frame. Each of the navigation frames have specific purposes.
The Body Frame. The axes of the Body Frame at Figure 2.1 are:
1. The origin coincides with the Center of Gravity of the RDS.
2. The x-axis points laterally across the RDS. This axis is called the pitch axis.
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Figure 2.1: Body Frame of RDS
3. The y-axis points forward longitudinally. This axis is called the roll axis.
4. The z axis points towards the vertical direction. Yaw angle is measured around this
axis.
This frame is referred to as the b-frame. The Roll, Pitch and Yaw angles (RPY) around
these Body Frame axes are known as the Euler angles. The RPY rotation angles corre-
spond to rotations around each respective axis using the right hand rule.
Earth-Centered Inertial (ECI) Frame. The inertial frame as defined by (Grewal, Weill, &
Andrews 2007) is stationary in space with its origin at the center of gravity of the earth.
The axes of the ECI Frame are:
1. The XECI is in the equatorial plane and points in the direction of the vernal equinox
,
2. The ZECI is parallel to the rotation of the earth coincident with the North polar
axis, and
3. The YECI is orthogonal to the XECI and ZECI axes and completes the right handed
system.
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Figure 2.2: ECI and ECEF Frames
This is the frame of choice for near Earth environments. This frame is referred to as the
i-frame.
Earth-centered Earth Fixed (ECEF) Frame. Referred to as the e-frame, the ECEF Frame
shares the same origin and z-axis as the ECI Frame though rotates with the earth. The
axes of the ECEF Frame and their relationship with the axes from the ECI frame are
shown in Figure 2.2 taken from (Grewal et al. 2007). Specifically, these axes are:
1. TheXECEF , which passes through the equatorial plane and the Greenwich meridian.
2. The ZECEF passing through through the North polar axis, and
3. The YECEF , and in the equatorial plane orthogonal to the XECEF and ZECEF axes
and completes the right handed system.
Local Tangent Plane (LTP) coordinate systems represent local reference directions for
RDS attitude and velocities. Two such right handed LTPs are the East-North-Up (ENU)
and North-East-Down (NED) coordinate systems. The NED coordinate axes coincide
with RDS Euler Angles (Roll Pitch Yaw) coordinates when level and the RDS is facing
the North direction.
Transforming one co-ordinate frame to another is achieved by techniques using direction
cosines, Euler rotations or quarternions.
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2.2.2 Transfer Alignment
To control and guide a RDS from an aircraft requires the knowledge of position, attitude,
velocity, angular rate and accelerations. The aircraft and RDS will utilise IMU and Global
Positioning Systems (GPS) to provide these inputs. The IMU measures then integrates
specific forces and angular rates to gain knowledge of current position, velocity and at-
titude. These actions must be inititalised with an accurately known starting point. As
bias errors caused through measurement, manufacturing or introduced noise affects these
integration algorithms IMU systems do not have long term accuracy. To compensate,
long term stable information from GPS systems can be blended into the measurement
process.
Both the RPAS and RDS will contain their own IMU and GPS units, and will be calcu-
lating separate navigation solutions. The RDS however will be carried at 90 ◦ to forward
flight such that the GPS unit may not correctly receive signals to provide this long term
stability to the RDS’s Navigation solution. Accordingly, drift may occur with the RDS
Navigation Solution. To correct this drift, Transfer Alignment can be used to calibrate
and maintain the RDS (Slave) Inertial Navigation System (INS) from the host aircraft’s
Master INS.
The quality of Transfer Alignment is a significant factor in the Military aerospace environ-
ment as weapons are attached to the underside of metal aircraft. This position masks the
weapon slave INS from receiving GPS signals (if fitted). A further factor in the military
environment is that flight weapons that require control usually have quite small INS due
to space constraints. These systems invariably are not activated until just prior to release
and require initialisation of their navigation solution from the Master (more accurate)
INS onboard the parent aircraft.
(Groves 2003) identifies the optimised Transfer alignment estimates:
1. Attitude and velocity;
2. Accelerometer and gyro static and dynamic biases;
3. Accelerometer and gyro scale factor and cross coupling erros; and
4. Static relative lever arm and force-dependent relative orientation coupling.
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The transfer alignment algorithms utilise Kalman filters to provide estimates of the errors
from the Slave INS to that of the Master. Further, as sighted within (Groves 2003)
manoeuvres undertaken by the host aircraft during the alignment affects the performance
of the estimation process. These manoeuvres isolate the states that are estimated by
the Kalman filter. For example by changing altitude, error sources within attitude and
velocity measurements can be observed.
2.2.3 Australian Aerospace Regulatory Regime
The Civil Aviation Safety Authority (CASA) has published regulations that pertain to
Model and Unmanned aircraft within (CASA 2002). These current regulations were
established in Jan 2002. The extension objectives of this project were proposed to be
achieved through carriage of a RDS from a small UAV aircraft operating below 400 feet
AGL outside controlled airspace in accordance with the (CASA 2002) regulations.
In May 2014 CASA released Notice for Proposed Rule Making (NPRM) 1309OS - Re-
motely Piloted Aircraft Systems (CASA 2014) that proposes changes to these regulations.
The NPRM introduces specific regulations for Remotely Pilot Aircraft Systems (RPAS)
with aircraft weight between 2kg and 150kg that require CASA approvals and Operator
Certification if operated outside the following standard operating conditions:
1. the RPA’s remote pilot can directly see the RPA, with or without corrective lenses,
but without the use of binoculars, a telescope or other similar device; and
2. the RPAS is being operated below 400 ft AGL in VMC by day; and
3. the RPAS is not being operated within 30 m of a person who is not directly associ-
ated with the operation of the RPA; and
4. the RPAS is not being operated:
(a) in controlled airspace; or
(b) in or over a prohibited or restricted area; or
(c) over a populous area; or
(d) within 3 nautical miles of an aerodrome.
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The impact of these proposed rules were to be on the extension objectives of this task




This chapter describes the development of system requirements for the delivery plat-
form and the expected interaction with the host RPAS. This development accounts for
considerations of system safety and the chapter details the corresponding safety related
requirements that are imposed. The requirements encompass the hardware, software and
interface between sub components.
3.2 Concept of Operations
To satisfy the objectives of the UAVOutbackChallenge a 500ml water container must be
accurately dropped from a minimum height of 65m and the container must remain intact
following the resultant ground impact. The rescue package size and shape must therefore
be streamlined if externally carried to the drop point and needs to include some form
of deceleration system to minimise the ground impact speed to an acceptable level. A
further expectation of this project is to include navigation, guidance and control systems
to ensure accurate delivery of the rescue payload under varying wind conditions. The
likely carriage time during the transit to the release point is up to 50 minutes with a final
descent flight time of about 30 seconds.
A further natural expectation is that the payload can be easily loaded or accessed by both
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dispatch and receiving ground personnel respectively.
Given this projects objective is to utilise Autorotation as the deceleration methodology
and using helicopter rotor blades as lift surfaces, the drag from these rotor blades must be
minimised during the carriage phase to the release point. Due to the expected length of
rotor blades, the system is expected to be suspended external to a host RPAS. Accordingly,
the system design must retain the blades conformal to the system body during transit to
the release point, for deployment in the descent phase.
The ground objective position is expected to be passed to the system as part of the pre-
release communication. Post release requires controlled deployment of the autorotation
decelerator, build-up and management of kinetic energy in the form of rotor angular
velocity and translation of this kinetic energy into lift to minimise ground impact speeds.
The project is to include a system safety based requirements analysis phase to consider
possible hazards related to safe carriage, authorised release and flight modes of the de-
ployed system.
3.3 System Safety Analysis
Development of products that have safety implications require conformance to a System
/ Software Safety Standard. This project utilised elements of an earlier version (E)
standard (DOD 2012) due to the disclosure of hazard analysis tasks that are missing
from the current version. (DOD 2012) defines a series of management, development and
reporting tasks to provide a consistent means of reporting risks. The limited subset of
tasks incorporated into this development effort were:
1. Task 106 Hazard Tracking System
2. Task 201 Preliminary Hazard List
3. Task 202 Preliminary Hazard Analysis
4. Task 301 Safety Assessment Report
This subset was chosen from the standard due to the short duration of the task and the
single individual involved limiting the ability to incorporate any independance of review.
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The risk acceptance criteria was modified to incorporate involvement of the Project Su-
pervisor in consideration of the exposed and treated risks, though no such involvement
was necessary.
To satisfy the operational concept a System Safety analysis was undertaken. The results
of this analysis determined that there were hazards related to the program of development
and the eventual product.
Undertaking the safety analysis exposed safety related issues from the Workplace Health
and Safety (WHS), and system safety disciplines. The WHS issues pertained to the phases
of both development and test. The development phases included manufacturing requiring
the manipulation of hand tools and machinery, whilst people involved in ground testing
were exposed to moving parts. A further WHS hazard exposed was the requirement to
briefly work at heights during the install the ground test stand apparatus at a height of
4m.
From a System Safety perspective, the solution can mitigate hazards exposed during
development and test through a system safety design order of precedence:
1. Elimination through design selection,
2. Incorporation of safety devices,
3. Provision of warning devices, and/or
4. Development of procedures and training.
Workplace Health and Safety hazards are disclosed within Appendix G of this report.
The initial ground test phase exposed the physical hazards of moving parts, machinery
and working at heights. System Requirements were raised to account for the mitigation
to these hazards and are included in design of the ground test rig.
1. Moving parts;
2. Working at heights;and
3. Work place safety.
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System Safety Analysis was undertaken using Functional Hazard Analysis (FHA)and the
associated Fault Tree Analysis (FTA) techniques from (Aircraft, Dev & Committee 1996).
As defined within (Aircraft et al. 1996) a FHA looks at system functions and combinations
of system functions to identify and classify the associated failure condition(s). The FTA
method is an analysis which focuses on one particular undesired event and deduces causes
of this event. The FTA considers both loss of functions and malfunctions.
The FTA output is a graphical hierarchical representation of the relationships between
failure effects and failure modes underpinning the single project system safety hazard.
FTA are defined by two types of symbols, logic and event. Logic symbols, Boolean logic
AND-gate or OR-gate, are used to link the various events of the Fault Tree together. The
FTA event symbols are defined within Table 3.1.
Table 3.1: Excerpt from ref ARP4761, Figure D2 - Fault Tree Symbols
Event
description of an output of a logic symbol or of
an event
Basic Event
Event which is internal to the system under
analysis, requires no further development
Undeveloped Event
Event which is not developed further because it
has little impact on the top level event or be-
cause the details necessary for further event de-
velopment are not readily available.
Transfer Indicates transfer of information.
3.4 System Safety Requirements
The process of undertaking an FHA identified a single hazard; Impact to Property or
Human.
A System Safety FTA was conducted on this identified hazard. The resultant FTA is
shown in Appendix B Figures B.1, B.2, B.3, B.4 and B.5 .
The system safety requirements raised as mitigations and the associated rationale to
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mitigate the Hazard of impact to Property or Human are summarised below.
Figure B.1 identifies two possible causes of impact to property or humans; that of passing
an incorrect Ground objective to the RDS and secondly, when given a valid ground
target objective the RDS undertakes incorrect flight control actions during descent. The
localisation and determination of the actual ground objective is not part of this project
and is assumed to be valid, however, this project must account for correct transfer of
target information from the host to the RDS. Accordingly, a System Safety requirement
was established to ensure correct target transfer before the host RPAS releases the RDS.
SSR1: The System shall validate the specified target co-ordinates have been correctly
passed to the RDS prior to release.
The hazards second causal factor of incorrect flight control actions has multiple sources
which are exposed in a series of subordinate FTA branches, Figure B.2, Figure B.3 and
Figure B.4. Hierarchically the highest branch is Figure B.2. Incorrect RDS flight control
can be caused by either loss of control or release of the RDS outside of controllability
limits.
Breaching controllability limits could be due to the lack of readiness of the RDS flight
state or the release point is too low, airspeed too fast or the RDS simply can not reach
the target due to the distance between release point and target.
To mitigate the breach of controllability limits the RDS or host could validate that the
launch region and release flight criteria are within defined limits prior to release. Accord-
ingly safety requirements are defined as:
SSR2: The System shall ensure the RDS release conditions are within defined limits
prior to release. SSR3: The System shall ensure that the RDS is in a functional state
appropriate for release.
A further two factors underpin the possible loss of control; a critical component failure
or the failure of the system to adequately control the descent phase of the RDS.
In considering Critical component failure the possible causes were identified as Actuator
failure and flight mechanism failure. Actuator failure may be caused by electronic, power
supply or mechanical sources, whereas flight mechanism failure relates to rotor blades,
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swashplate or linkages and the rotor deployment mechanism. Within Actuator failure,
electronic failures could be within the servo itself or the origin command system within
the Flight Management Unit. Servos directly manipulate the swashplate, controlling roll,
pitch and collective. Failure of the servos to accurately translate command signals to
physical swashplate movements through delay or malfunction would cause loss of control.
No mitigation exists should any actuator fail during descent. No failure detail could be
located about the specific servos used in the design or FMU failure rates so this event was
identified as undeveloped. A solution may be the undertaking of specific failure analysis
on these items before product commercialisation is undertaken.
The exposure timeframe to a power supply failure is limited to the descent of about 30
seconds. Power Supply failure analysis identified battery failure and circuit failure as
possible causes. No evidence was found of manufacturers Mean Time Between Failure
(MTBF) data of battery systems used in model equipment so this event was identified as
undeveloped. Analysis focused on defining a requirement to establish confidence in RDS
supply availability and remaining capacity during the carriage phase:
SSR4: The System shall verify RDS power supply availability and remaining capacity are
within correct boundaries prior to authorising release.
The remaining causes of Critical Component Failure were predominately mechanical in
nature and are constrained by commercial availability. To mitigate component failures
within actuators and flight mechanism (rotor blades, swashplate or linkages), commercial
hobby resellers were approached to gather information on the nominal hobby swashplate,
rotor heads, rotor blades, servo torque and speed capacities that are used in commercial
model helicopters of a similar physical size and weight. This informed the purchasing
process of items used in this project. As the rotor deployment mechanism is to be designed
within this project so its development must consider mitigations to the causes of rotor
blade deployment, hinge mechanism and rotor lock engagement failures.
SSR5: The Rotor Deployment mechanism shall force the rotor blades into the airstream
following release.
The safety requirements related to hinge and locking mechanism failures could not be
articulated with any relevant discipline experience, however, the design and manufacturing
process allowed the proof testing of hinge and lock artefacts as described in the later
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Verification chapter, Chapter 5.
Two causes were identified for the Failure to adequately control event; Sensor failure and
anomalous Software function. The window of exposure to Sensor failure is both during
the pre-release and descent phases as sensor data is expected to be used when confirming
RDS release readiness as well as for guidance and navigation during descent. Anomalous
software function, through incorrect specification, or failure to satisfy the specification
could contribute to a failure event. Software Testing is presented within this project to
provide an increased level of assurance in mitigating this possible event.
A component of self check is considered appropriate for inclusion to mitigate these two
possible events. Accordingly, the last safety requirements are:
SSR6: The System shall carry out periodic Built in Test (BIT) functions on guidance,
control and navigation sensors prior to authorising release.
SSR7: The system shall utilise self checking software logic to confirm correct operation
prior to authorising release.
3.5 System Requirements






5. Built In Test, and
6. Ground Test Facility.
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3.6 Chapter Summary
This chapter described the process and outcomes of the System Safety analysis and Re-
quirements development phases. Seven System Safety Requirements have been identified
to mitigate the single hazard Impact to Property or Human.
Chapter 4
Rotary Deceleration System -
Design and Construction
4.1 Chapter Overview
This chapter discloses the design process and outcomes within the physical, electrical
and software discipline related activities undertaken within this project to design and
construct the Rotary Deceleration System (RDS). The detail is referenced in diagrams,
drawings and software listings contained within the attached Appendices. Finally, a
section on critical analysis is discussed that identifies recognised flaws in the design and
implementation process and resultant outcomes.
4.2 Physical Design
The RDS design is segmented into six sub-assemblies:
1. Nose Assembly, containing the power supply, controller and regulator;
2. Rotor Lock Assembly, retention of Rotor blades conformal to the RDS body;
3. Body Assembly containing the payload, host interconnect and wiring loom;
4. Electronics Assembly containing the Flight Management Unit and Sensor Manager
(Sensor Manager).
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5. Rotor Assembly containing the actuators, spindle and rotor lift and control compo-
nents (swashplate, alignment, rotor head and blades); and
6. Sensor Assembly situated above the rotor head. The Wiring loom routes to the
sensor assembly from the Electronics assembly through the rotor spindle.
These assemblies were designed using the 3D CAD modeling package AutoDesk Innovator
(Student Version). The Innovator CAD application allows the export of completed designs
to .stl format which were dispatched for 3D printing. In all, the following components





5. Rotor lock interconnect,
6. Nose joiner, and
7. Rotor blade holder, pivot and lock.
3D printing allowed for complex shapes to be developed and manufactured simply and
quickly. An example is that of the Nose cone which has a cylindrical slot that the battery
holder slides into, Figure D.1. This allows for bench testing of the battery system without
the bulk of the Nose cone. The available space within the Nose cone is used to stow the
Regulator, batteries and Power Controller. Close inspection of shows the set of four keyed
attachment lugs that allow simple detachment of the Nose from the Rotor Lock assembly
to access power supply and Rotor Lock components.
The printed Rotor Holder, Pivot and Lock is shown in Figures 4.1 and 4.2 .
Figure 4.3 provides a cross section view of the Nose and Nose joiner component internal
structure.
The Designed Rotor Tray component can be seen at Figure 4.4.
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Figure 4.1: Deployed Position
Figure 4.2: Conformal Position
The Rotor Tray bolts to the Nose Joiner and positions the Rotor Lock shown at Figure 4.5.
When in the locked or closed position the ends of the Rotor Lock fit into slots within the
Rotor Tray to provide strength and stability against release due to vibration.
An original project expectation was to machine as many components from Aluminum as
possible to establish a prototype that would survive as many test activities as required.
Due to cost restrictions this was not achievable. The risk of using the 3D printed rotor
holder, pivot and lock components was considered too high and all verification activities
were undertaken without those components. Regardless, as the project did not achieve
as many original objectives, the fact of not using these components did not detract from
the results of testing undertaken.
The Rotor Assembly required the design and manufacturing of the following components
from Al Alloy 7075-T6 or Al light alloy:
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Figure 4.3: (a)Nose Cone. (b) Nose Joiner.
Figure 4.4: (a)Rotor Tray Top View. (b) Rotor Tray Bottom View.
1. Spindle,
2. Actuator bracing,
3. Bottom thrust stop,
4. Rotor lower rest,
5. Rotor holder,
6. Quadrature encoder mask, and
7. Rotor top rest.
The mechanical drawings for each of these items are contained within Appendix D. The
complete assembly can be seen in Figure 4.6.
Small 5mm Inside Diameter (ID) x 8mm Outside Diameter (OD) bearings are dispersed
along the spindle separated by 2mm wide spacers of 5mm ID x 6mm OD to allow for
spindle flexure without binding the outer bearing races against the next bearing. On
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Figure 4.5: 3D Rotor Lock
these bearings the various components of the rotor assembly are positioned and are free
to rotate, refer Figure 4.6. Two sets of 8mm ID x 16mm OD thrust bearings are used to
contain the rotor head components vertically on the spindle and are held in place by the
Rotor Lower and Upper Rest components. A number of radially positioned grub screws
within the Rotor Upper Rest hold the whole rotor assembly together. This containment
design is the weakest facet of the design as slippage of the grub screws would allow vertical
separation of the rotor head assembly and resultant loss of RDS.
The RDS platform is to use a three point swashplate to control the roll, pitch, and col-
lective through Servo Cyclic and Collective Pitch Mixing (CCPM), referred to as servo
mixing. Servo mixing in software provides a mechanically simpler design without sacri-
ficing accuracy. Three servo actuators are situated below the swashplate as per model
helicopter designs. The CCPM swashplate design was chosen for simplest assembly and
associated functional support within common Flight Management Unit open source soft-
ware.
The sensor assembly is attached to the Rotor Upper Rest with the wiring loom routed
through a center hole to match the spindle tube.
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4.3.1 System Architecture
Guidance, Navigation and Control of a model helicopter is currently under active develop-
ment and support through the open source application APM:Copter. The APM:Copter
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Figure 4.6: RDS Lift Guidance Mechanism Assembled
application has a ground based controller software package also open source, Mission
Planner. The APM:Copter application is intended to be hosted on another open source
hardware product; the PX4 FMU and daughter board PX4IO. For the sake of simplicity
for the remainder of this report the combination of PX4FMU and PX4IO daughter board
will be called FMU.
The DO-178B standard (States 1993) provides ”guidance for determining, in a consis-
tent manner and with an acceptable level of confidence, that the software aspects of
airborne systems and equipment comply with airworthiness requirements”. Of interest
to this project, DO-178B identifies two techniques called Partitioning and Safety Moni-
toring. Inclusion of partitioning in the design accounts for the isolation of functionally
independent software components so as to contain and/or isolate fault conditions. Safety
Monitoring protects against specific failure conditions by directly monitoring a function
for failures which would contribute to the failure condition.These two techniques were
used within this project. Specifically, parallel independent initiation and detection of the
readiness of the RDS for release, and monitoring of aspects of sensor or power supply
data to ensure critical components are operating correctly prior to release.
Application of these two techniques led to the development of the System Architecture
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and functional allocation as identified within Figure F.1. Readiness for Release and Built
in Testing satisfies two System Safety Requirements. Readiness for Release is achievable
through two functionally independent communication links. The first via serial commu-
nication between FMUs, whilst the second is via discrete signals between Sensor Manager
and Release Controller. Without the Release Controller receiving confirmation through
these two methods release is not initiated.
The constant review of Built in Test results from all processor boards provided assurance
of correct operation prior to release.
Considering Figure F.1, the allocation of functions is as follows:
The Host FMU is responsible for flight control management of the host RPAS. The FMU
interfaces to host systems and sensors for RPAS navigation, guidance and control of
all host functions. The RDS system is to compare and align to the master host FMU
navigation solution. The Host FMU has communication links to the ground station
controller and provides status and command link for management of RDS release.
The RDS FMU is the master controller of the RDS. The RDS FMU interfaces to the
Host RDS via Universal Asynchronous Receiver/Transmiter (UART) serial communica-
tion protocol. Similarly to the host FMU, once the RDS is released the RDS FMU uses
information from RDS sensors (GPS / Compass / Accelerometers and rate gyros) for
flight guidance, navigation and control.
Each FMU can communicate using UART and I2C serial communication protocols. The
FMU is the master I2C node whilst it can be a Master or slave on the UART serial link.
The Sensor Manager is a slave on the RDS I2C serial network. The RDS Sensor Manager
controls and receives status information from the Power Controller. The Sensor Manager
also collates status information from the host interconnect and independently controls
the Commit to Release discrete to the host. The RDS Sensor Manager presents status
information to the RDS FMU for the following functions:
1. Host connection interlock and debug signals
2. RDS power
3. Commit to Release state.
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4. Rotor head speed and direction.
The Host Release Controller is a slave on the Host I2C serial network. Similar to the
RDS Sensor Manager, the Host Release Controller (RC) controls and receives status
information from the host power controller, RDS interconnect and controls the Release,
Lock/ Unlock and Extension servos. The Release Controller independently determines
and notifies the Host FMU of RDS assertion of Commit to Release.
Both of the Sensor Manager and Relesae Controller utilise the same core Operating System
and classes to achieve the assigned functions. Slight modification are introduced into each
to support some unique functions.
4.3.2 Processor Selection
The FMU provides adequate memory and speed capacity to undertake this project. The
FMU has on board 3 axis accelerometers, rate gyros and compass. The FMU also connects
to external GPS, Compass and communication subsystems.
The space considered available to undertake the independent release readiness checks
and communication required identification of a small processor footprint that had rela-
tively high throughout, sufficient Input/Output (I/O) discrete, Pulse Width Modulation
(PWM) capabilities and 5V power supply tolerance. The Arduino Pro Mini utilises the
16MHz ATmega328P processor at 5V and has 32K Flash, 1K EEPROM and 2K inter-
nal Flash memory. The circuit board footprint is 18x33mm due to elimination of IDE
programming interface logic. The Pro Mini has 8 Analog and 14 Digital I/O pins, with
each of the Digital I/O pins capable of setup as an interrupt. An additional advantage is
that the board does not come pre-populated with connector pins, which is an important
aspect allowing attachment to the RDS Sensor Assembly and FMU wiring loom through
specific low profile DF13 connectors.
The Pro Mini Arduino is capable of running a small Real Time Operating System, Nil-
RTOS. NilRTOS is available as an Arduino library and provides a minimum set of pre-
emptive scheduling and synchronisation functions. NilRTOS is statically mapped at com-
pilationtime and does not allocate memory at runtime. NilRTOS does not utilise timer2
allowing real time operation whilst servo PWM is achieved through use of timer2. Nil-
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RTOS is open source and is unproven in terms of correct verifiable operations, however,
would provide the project with the ability to leverage off multiple independent functional
threads to carry out the Safety Monitoring whilst supporting Quadrature Encoder inter-
rupts and serving the I2C communications port. No specific testing was undertaken to
verify NilRTOS operation beyond RDS functional testing.
4.3.3 Power Controller
Design requirements identified that the power controller needs to be powered from the
internal battery at all times to enable control of the power output regardless of connection
to the Host RPAS, as would be the case during descent. Control of external and internal
supply by the power controller board would be commanded through digital 5V logic levels
enable signals.
The following is a description of the Power board, Figure 4.7 operation and associated
component involvement . Refer to Appendix E Figure E.1. Internal RDS battery sup-
ply is two LiFEP04 batteries in series configuration providing 6.4V DC with capacity
of 1300mAh. LiFEP04 was selected for its high density, low cost, low toxicity and high
thermal stability, (Dupr, Martin, Degryse, Fernandez, Soudan & Guyomard 2010). Pass-
ing through a commercial 5V regulator the internal power supply is connected to the
Power Controller board via connector J3. External power is passed through the RDS
wiring loom and connected to the Power Controller Board via connector J1. RDS Power
is available at connector J2 and passes back through the wiring loom to the Electronics
assembly.
The power controller circuit includes selection and status monitoring of external and in-
ternal power. Internal power monitoring includes monitoring of battery remaining charge
capacity and voltage level. Selection of power supply source is achieved by two discrete
input signals which enter the Power Controller board on a single six pin connector J4.
J4 also includes status and monitoring signals presented to the wiring loom. A Hirose
DF13 connector is used to provide security of cabling in the vibration environment whilst
Hirose DF3 are used for the higher current power routing.
Power source for U1, U2 and U4 is the 5V regulated internal RDS battery power supply.
U3 is powered from the applied voltage at either VIN1 or VIN2 which ever is available.
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U3 controls two discrete N-channel MOSFETs emulating an ideal diode. U3 has Enable
inputs EN1 and EN2 (Active Low) that control the availability of the corresponding power
supply to the output connector J2. U1 provides for Opto-isolated translation of external
power application into a sensed voltage level as an inverted logic signal to U2 input B.
The External Power Supply enable signal, is applied to the other U2 input, input A from
connector J4. When the External Power Supply enable signal is LOW, U2 passes the
state of the external supply through to U3 EN1. Accordingly, when external supply is
available and U2 Input A is LOW the U1 signal state is presented to turn on U3 supply
1 (External supply). In contrast, if the External Power Supply enable (U2 input A) is
asserted HIGH, U3 turns off the associated MOSFET and high current external supply
is disabled.
Figure 4.7: PowerControllerImage
U1, U2 and pull-down resistor R3 provides for automatic external power application
during start-up of the Sensor Manager.
EN2 is connected to the Internal Power Supply enable signal and is defaulted to the
enabled state (Active LOW) via the pull-down resistor R4. This condition is required
should any interruption of internal power be realised during descent. When power is
recovered this default LOW will immediately pass internal power supply to RDS circuits.
U4 provides for measuring of current and voltage of the internal battery. These status
signals are presented to external use on connector J4.
4.3.4 Pro mini Connector and Quadrature Encoder Sensor boards
The Pro Mini Connector board provides for quick, yet secure, connection and disconnec-
tion of the Pro-Mini circuit board from the wiring loom. The associated circuit of, Figure
4.8, is disclosed in Appendix E Figure E.2. Connection between the board and pro
mini is via soldered short multi-strand wires. The connectors are the standardised six pin
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Hirose DF13 that have sufficient current capacity to carry the interface signals and single
rotor lock servo signal line.
Figure 4.8: ProMiniwithConnectorBoard
The Quadrature Encoder Sensor board, Figure 4.9, is a small circuit with three compo-
nents. Appendix E Figure E.2 contains the schematic. The two sensor boards receive
their power and ground connections from the common Battery Controller supply out-
put, nominally 5V DC. Resistors R6 and R7 establish the necessary forward bias current
through the opto sensor. The sensor has a 3mm air gap between Infrared (IR) source and
sensor diode within which the Quadrature Encoder mask spins. Two 3mm mounting holes
attach each sensor to the underside of the Sensor Assembly and lock the relationship of
sensor to mask consistently. The wiring loom connects to the sensor boards using Hirose
DF13 connectors.
Figure 4.9: QuadratureSensor
The layout of the Sensor Assembly wiring loom routed through the Rotor spindle is shown




An Interface Control Document disclosed within Appendix I was written to define all
possible communication between each of the sub systems shown in the System Archi-
tecture Diagram, Figure F.1. The Interface Control Document assigns the interconnect
discretes and pin layout between the Host and RDS and the communication messages be-
tween Host and RDS FMUs, RDS FMU and Sensor Manager and Host FMU and Release
Controller. The inter FMU communication uses the UART serial protocol, whilst FMU
to Sensor Manager and FMU to Release Controller is via I2C, with the FMU in each later
case as the I2C Master Node.
Identification of communication direction, regardless of UART or I2C protocol is in rela-
tion to the Slave Nodes. That is, Recieve (Rx) messages are those expected to be received
by the Slave from the Master, whilst Transmit (Tx) messages are requested from the Slave
by the Master Node. In summary, six Rx messages are used to transmit commands from
the RDS FMU to Sensor Manager. They are:
1. Msg 1: Used to notify the slave I2C node of the Message Identifier in the subsequent
Tx Msg request. This allows the Slave Node to prepare the Tx buffers with the
required data;
2. Msg 2: FMU Controlled State change request;
3. Msg 3: Weight off Wheels status;
4. Msg 4: Initialisation of Power Supply capacity. Intended to originate from the
ground station and routed through the FMUs on power application;
5. Msg 5: FMU State Change Acknowledgment. Intended for use by the FMU to
acknowledge Sensor Manager critical state changes; and
6. Msg 6: Debug command Override. Presently this is not implemented and debug
code segments were instead spliced into the code during verification activities. Fur-
ther details are provided within Chapter 5.
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Six Tx messages are identified for transmiting Sensor Manager status information back
to the RDS FMU. These are:
1. Msg 0: Sensor Manager State;
2. Msg 1: Quadrature Encoder Speed and Direction;
3. Msg 2: Internal Battery Current Usage;
4. Msg 3: Power Mode State. Identification of Selected Power Supply Source;
5. Msg 4: Built In Test Result; and
6. Msg 5: Interlock status. These include RDS Interlock Status, Debug and Commit
to Release Interlock Status.
The Host Release Controller uses many of the same software functions as the Sensor
Manager and in-turn many of the Rx and Tx messages have the same intent. Whilst the
Sensor Manager manages the Power, Quadrature Encoder, Rotor lock actuator and the
RDS side of the interlock connector, the Release Controller manages the same type of
power controller, three servos for release, lock/unlock and connector extension and the
Host side of the interlock connector.
The Host Release Controller has 5 each of Rx and Tx messages. In summary Rx messages
are:
1. Msg 1: Used to notify the slave I2C node of the Msg Identifier in the subsequent
Tx Msg request. This allows the Slave Node to prepare the Tx buffers with the
required data;
2. Msg 2: FMU Controlled State change request;
3. Msg 3: Weight off Wheels status;
4. Msg 4: RDS Functional State; and
5. Msg 5: Debug command Override. Presently this is not implemented and debug
code segments were instead spliced into the code during verification activities. Fur-
ther details provided within Chapter 5.
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Release Controller Tx messages are:
1. Msg 0: Sensor Manager State;
2. Msg 1: Host Battery Supply Amount;
3. Msg 2: Power Mode State. Identification of Selected Power Supply Source;
4. Msg 3: Built In Test Result; and
5. Msg 4: Interlock status. These include Host Interlock Status, Debug and Received
Commit to Release Interlock Status.
Three sets of discrete signals are critical to operation, safe carriage and release, refer
Appendix I Table 7. These are the Host Interlock and RDS Interlock discrete and the
Commit to Release. All three are active LOW so that, should the InterConnector separate
causing loss of connection, (which may cause signals to float), the state of each interlock
would not be seen as valid active signals. The Host Interlock discrete pins are earthed
within the RDS and vice versa the RDS Interlock discrete pins are earthed within the
Host RPAS. Connection of the Host to RDS through the Interconnector, mates the two
interlocks for their respective Sensor Manager and Release Controller function.
The Commit to Release discrete signal originates from the RDS Sensor Manager when
Sensor Manager determines that the RDS FMU and itself are in the correct state for
release. Should a request to Assert the Commit to Release discrete come from the RDS
FMU before the correct timeframe, the Sensor Manager causes a BIT Fail event to oc-
cur and the Release Process is halted until recovery action is undertaken. The Release
Controller senses the assertion of the Commit to Release and notifies the Host FMU of
overall readiness for release. Similarly, should the Release Controller sense the assertion
of the Commit to Release in the wrong sequence of Release, the Release process is halted
and the system must re-initialise the Release States within all four processors.
4.4.2 Software Design
To achieve the system architecture of Figure F.1 the Software Design and Implementation
conforms to the State Diagrams shown within Appendix F. Each of the four processes
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have independent functional allocations, though are tightly coupled to achieve RDS safe
carriage and release.
The following describes the functional elements that have been completed within this
project so far. These elements relate to the Sensor Manager and Host Release Controller.
Appendix H contains the source listings for both units. Those software classes that are
the same in both units are not repeated within the Host Release Controller Listing.
The software is based upon the Arduino sketch and associated libraries. The main pro-
grams are SensorManager.ino and HostReleaseController.ino. These sketches include in
the remaining C++ classes that complete the functionality. These sketches define the
structure of NilRTOS threads, semaphores and Task Control Blocks and the rates and
sequence of rate based functionality at 10Hz, 5Hz and 1Hz intervals. The sketches con-
figure the usage of interface pins and establish the I2C message buffer system. Interrupts
that manage the I2C communication are also first enabled with these sketches.
The Commander class inherits the functions of StateMachine, Power and Interface classes
to effect overall functional control of the unit. The Commander class contains the func-
tionality that is executed at the 10Hz, 5Hz and 1Hz rates and includes all sequence logic
necessary to achieve the State Machine defined by Figure F.5.
The Commander class implements the Quadrature Encoder speed measurement algo-
rithm, 4.1 presented within (Petrella & Tursini 2008). This iterative algorithm uses a
mix of time and frequency measurements for accurate speed measurements.
Ω =
∆N




This algorithm allows the observation window to be extended to give accurate measure-
ments at low speed, critical to the start-up sequence of the rotor head. Importantly the
one algorithm can be used for low and high speed measurements.
The time based measurements required within this algorithm are achieved through the
use of the RTOS. An observation window of 100msec was selected which matches the
highest task rate. As the ATmega328P does not have a division instruction, fixed point
calculations were undertaken within the implementation. When first implemented, the
fixed point algorithm measurements showed a consistent 4.5
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The StateMachine class contains all necessary functionality to change the current func-
tional state, including validation that the requested target state is a valid transition from
the current state. StateMachine functionality is called when State changes are attempted.
The State change validation process uses a network graph adjacency list, which represents
all of the valid and invalid StateMachine transitions. Should an invalid state change be
attempted, StateMachine functionality causes a Built in Test fault to occur.
The Interface class contains attributes and methods that manage the discrete signals to
and from the Host Interconnect.
The Power class manages the Power Controller. Power methods include power supply
selection, internal battery capacity measurement and current fault detection.
The BIT class undertakes and records current BIT results, either at the time of an asyn-
chronous event like the above Invalid State change or at 1Hz. BIT results are maintained
and presented to the I2C interface when changed.
The I2CBuffer class receives and prepares communication for the I2C interface. All classes
that have status information to be sent to the FMU call on methods within the I2CBuffer
class to format and buffer the information for transmission.
The Rotor blade conformal lock / unlock is achieved through use of methods within
the ServoTimer2 library. This is an open source library which was modified slightly to
integrate with the RTOS, NilRTOS.
The Release Controller uses the same set of classes to achieve its requirements, though
most are modified due to alternate state sequence or interface needs. The Commander
includes a software debounce algorithm to assist the action of a ground operator to attach
the RDS to the Host RPAS. Three servos are now managed by the Release Controller.
4.4.3 Software Operation
On power application all platforms initialise to the Initialise State. All variables and
interfaces are established to known initial conditions. For example, the Release Controller
ensures the RDS suspension hook is closed and locked and the Sensor Manager Commit to
Release signal is not asserted. The Release Controller, fig:RDSStateDiagramHostRC will
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then immediately transition to the PackageCheck State. The Release Controller waits
within the PackageCheck State until it detects Ground operator intervention through
depression of the Load switch and confirmation that the Host RPAS is on the ground
via receipt of Weight on Wheels by a Host FMU message. To load an RDS onto the
Host RPAS, the Release Controller must first unlock then open the suspension hook.
The Release Controller then confirms RDS connection through detection of the Active
LOW Host Interlock discrete and initiates closure of the suspension hook and re-locking
the safety actuator. The Host FMU meanwhile, Figure F.2, will stay in the Initialise
State until the Release Controller reports its transition to the PackageCheck State. The
Host FMU will then transition and wait in the HRCReady State until confirmation that
the RDS is connected and suspension hooks closed and locked. The Release Controller
enables Host DC supply through the Interconnect and reports an RDS is connected to
the Host FMU. The Host FMU then transitions to the PackageConnected State and will
wait therein until the RDS is to be tasked with a Ground Target location.
Before connection to the Host RPAS the RDS local power supply is turned on via external
switch. The RDS FMU and Sensor Manager initialise to the Initialise State, refer Figures
F.4 and F.5 respectively. Similar to the Host FMU, the RDS FMU will remain in the
Initialise State until the Sensor Manager reports transition to the Prepared State. The
Sensor Manager transitions to the Prepared State on detection of the RDS Interlock Active
LOW due to connection to the Host RPAS. Any subsequent loss of this RDS Interlock
signal outside of the ReadyConfirm or ReadyRelease States will cause the Sensor Manager
to report a BIT Failure and transition to the BITFail State.
On notification that the Sensor Manager has transitioned to the Prepared State the
RDS FMU will transition to the TransferReady State and awaits Ground Target tasking
transfer to start from the Host FMU.
At the culmination of transferring and validating the tasking information, the RDS and
Sensor Manager will be at the Tasked and ReadyConfirm States whilst Host FMU and
Release Controller will be at Tasked and PackageConnected(PowerOn) States respectively.
Within the ReadyConfirm State the Sensor Manager commands and validates the swap-
ping the source of power supply from External to Internal and ensures the Commit to
Release is not asserted. Should either action fail, the Sensor Manager will cause a BIT
Fail event and its State is transitioned to BITFail. All platforms would follow suit until
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the BIT Fail reason is cleared.
On receipt of the external RDS Release Command from the Operator Ground Station
the Host FMU dispatches to the RDS FMU a ReadyRequest command. The Host FMU
transitions to the ReadyConfirm State and waits therein until the Release Controller
reports that it has transitioned to the ReleaseConsent State.
Receiving the ReadyRequest command from the Host FMU causes the RDS FMU to
command the Sensor Manager to the ReadyRelease State. Given no BIT Faults exist
the Sensor Manager would transition to the ReadyRelease State wherein the Commit
to Release discrete is asserted to the Host Release Controller. Whilst in the ReadyRe-
lease State the Sensor Manager continues BIT Checks at 1Hz. Detection of BIT Failure
would immediately cause the Sensor Manager to transition to the BITFail State and the
invalidation of the Commit to Release signal.
Successful transition of the Sensor Manager to the ReadyRelease State allows the RDS
FMU to transition to its ReadyRelease State which is reported to the Host FMU and
in-turn to the Release Controller. It is the independent function of the Release Controller
that now confirms concurrent assertion of the Commit to Release discrete and that the
RDS FMU current State is ReadyRelease. When concurrent assertion occurs, the Release
Controller State transitions to ReleaseConsent. Whilst in the ReleaseConsent State the
lock/unlock safety is physically removed from the suspension hook actuator. The Host
FMU now transitions finally to the ReadyRelease State and awaits there until the RPAS
moves to the release point. It is during this final ReleaseConstent period that the hazard of
inadvertant release is now exposed due to the suspension hook safety unlocked condition.
When finally at the release point, the Host FMU transitions to the ActionRelease State
and commands the Release Controller to open the RDS suspension hooks. One second
later the Release Controller determines if the RDS has actually parted from the Host
and determines Gone or Hung status. A Hung status will be where the RDS has not
fallen away for some reason. Following Hung/Gone determination the suspension hooks
are again closed and locked.
At the ReadyRelease State the Sensor Manager is polling the RDS interlock discrete at
10Hz. Detection of transition to open circuit condition, transitions the signal to HIGH due
to pull-up resistance to 5V DC. This transition signifies separation from the Host RPAS
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and the Sensor Manager transitions to the Separation State. Within the Separation state
the Sensor Manager suspends further BIT, enables the Quadrature Encoder interrupts and
initiates a one second timer to allow for a period of separation before deploying the rotor
blades. The RDS FMU is notified of release via the transition of the Sensor Managerto
the Separation State. On timeout of the one second timer, the Sensor Manager transitions
to the Deploy State and initiates deployment of the RDS rotor blades by actuating the
rotor unlock servo. The Sensor Manager measures and reports the Rotor speed until the
RDS FMU commands the transition to the PowerDown state.
On detection of Sensor Manager Deploy State transition, the RDS FMU transitions im-
mediately to its Deploy state. Its role is to manipulate the collective pitch of the rotor
to spin-up the rotor in the right direction until a nominal rotor head speed is confirmed.
The RDS FMU tranistions to MidCourse State and navigates to the required ground task
point using a balance of the kinetic energy whilst retaining sufficient energy to undertake
a final flare manoeuvre. When an altitude limit is breached the RDS FMU transitions to
the Flare State and initiates minimisation of vertical velocity through the flare manoeu-
vre before ground impact. On detection of ground impact the RDS FMU commands the
Sensor Manager and itself to PowerDown.
Abort conditions are supported by the design during pre-release phases. Abort transitions
the Host and RDS FMU units back to TransferReady whilst the Release Controller and
Sensor Manager return to PackageConnected(Power On) and Prepared States respectively.
4.5 Critical Design Analysis
3D CAD modeling provided significant opportunities to manipulate alternate design so-
lutions, though the learning curve to achieve simple tasks was much more extensive than
originally planned. So too was the translation of a 3D model to reality. The selection
of wall thicknesses, even though utilising tool functionality to calculate proposed ressul-
tant weights, caused significant weight increases when reality did not match modeling
techniques. Test runs could have been attempted in order to validate the modeling and
manufacturing process before final designs completed.
A major lesson to remember is that co-ordination of external manufacturing agencies
takes time. Availability of material and skilled personnel and the general sequencing
4.5 Critical Design Analysis 38
of prototype development caused significant impact to moving to the next stage in this
project. An issue not lost on the author as alternate plans needed to be more thought
through to enable work to continue on other facets whilst the delayed facet was resolved.
The decision to position the Sensor Package above the rotor blade may have simplified
the measurement of Rotor head angular velocity but it introduced significant constraints
and iterations of design. The nature of testing which is described in a later Chapter
on verification identified a significant flaw in the Sensor Platform and Rotor top rest
design. Further, the design idea of routing wires through the spindle may seem reasonable,
however, the manufacturing capabilities required to bore a 3mm hole through a 5mm rod
150mm long is significant and not considered by the Author when making the original
design decision. The alternate use of mixing 5mm OD x 3mm ID carbon fibre tubing
with the base of the spindle succeeded in solving that problem however introduced the
weakness in the Sensor Platform / Rotor Head design.
In regards to the electrical design another flaw detected during verification was the critiical
decision to use the TLC4353 Ideal diode as the power controller. Though expecting to
simplifying the method of control and parts count, a basic flaw in design was to not take
into account pass through current due to the N-Channel MOSFET body diodes when
the output was disabled. Though the Power Controller software interface expected power
to be removed, the body diodes allowed power to remain present causing verification
failures and the basic inability to turn off supply when commanded. A more appropriate
alternate would be the use of P-Channel and N-Channel MOSFET load switches with
minimal additional circuitry to provide the BIT status functionally the original design
requires.
Developing and co-ordinating the manufacturing of the printed circuit board (pcb) de-
signs provided the ability to tailor the circuit specifically to the need both in size and
functionality. The process of pcb manufacturing can lead to implementation errors that
are difficult to detect until the completed pcb is returned. The Author recognises that a
detailed review of pcb design tool reports could have assisted detecting the common power
rail anomalies that required circuit repair after the completion of stuffing the electronic
components onto the board.
Achieving successful software design and development, within a finite agreed schedule, is
a constant learning lesson for the Author. At the onset of this project, the considered
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timing to achieve software development for all units was thought to be achievable. Life
has many ways to intervene and the most appropriate action is to re-plan and progress
with realistic goals. The two units, Sensor Manager and Release Controller, completed
in this project’s timeframe have in the most part been verified to achieve the established
System Requirements. There is realistically a significant amount of work to complete the
overall project though.
Within the detail of the I2CBuffer logic, although the implementation uses synchronisa-
tion flags to manage validity of data between the FMU and Sensor Manager or Release
Controller, a late anomaly recognised during verification was the need for double buffering
of this message data to eliminate race conditionsm. A new software class, MsgBuff, in-
cluded within Appendix H was written using the double buffer algorithm identified within
(Huang, Pillai & Shin 2002), however insufficient time was available to incorporate the
class through inheritance within the I2CBuffer class.
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4.6 Chapter Summary
A prototype Rotary Deceleration System has been designed and manufactured using
plastic 3D printing and machined metal. The resultant design does not yet satisfy all the
established System Requirements, though this chapter disclosed the software design of the
four units (Host FMU, RDS FMU, Sensor Manager and Release Controller) that could
satisfy safe carriage and release of the RDS at the required release point. Finally, a critical
analysis was undertaken discussing the identified flaws in the design and implementation




This chapter describes the development of a ground test facility useful to undertake dy-
namic lift and flare verification activities. It further describes the minimal set of system
tests that verify a number of System Requirements. Finally a short critical analysis of
the test facility design is undertaken.
5.2 Verification Test Facilities
A test facility has been designed, based upon (Slaymaker & Gray 1953) and built to
provide for prototype verification activities. The design allows capability that can impart
an adjustable angular velocity to the rotor head and to allow autorotation tests within
the vertical dimension, being constrained laterally.
As defined within the preliminary design section the rig is to be attached to a building
wall to provide overall rigidity.
As access to a wind tunnel of sufficient size was not feasible during this project, the overall
intention was to utilise this test rig to determine lift versus pitch and flare characteristics
in an informal manner. The design layout is seen within Figure 5.1 for the lift testing.
The higher flare tests were to extend the facility as in Figure 5.2. Figure 5.3 shows the
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Figure 5.1: Ground Test Lift Analysis Rig
completed test facility during a test run.
The Test rig design includes:
1. A vertical spine, adjustable using three 2.1m segments,
2. A top fixed horizontal drive and guide wire attachment beam,
3. A lower horizontal support beam, adjustable in the vertical plane from the base up
to the upper beam,
4. A base, and
5. Vertical guide wire between the upper support beam and base that passes through
the RDS and lower support beam.
The vertical spine, upper and lower beams are made from tubular aluminium 50x50mm.
The vertical spine is built up in three segments each 2.1m, whilst the two horizontal beams
are of sufficient length to maintain the RDS at a distance allowing for complete rotation
clearance of the RDS rotor blades. At the top of the upper segment, braces are included
to attach the top horizontal support / drive beam and to provide for lateral stabilisation
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Figure 5.2: Ground Test Lift Analysis Rig
Figure 5.3: Completed Ground Test Lift Analysis Rig, Ian Saxby 2014
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Figure 5.4: Upper Beam showing pre-load drive unit, Ian Saxby 2014
of the spine against a building wall. The adjustable height of the rig is setup depending
on the use of the facility. The spine is designed to be supported at the base and upper
end to allow the lower horizontal supprt beam to travel the full extent of the spine during
the autorotation test cases. The extreme top of the rig spine is attached to guy ropes
similar to radio mast fixtures to fix the rig vertically.
The top horizontal drive beam, includes the drive battery, Electronic Speed Controller
(ESC), A Redback 91 size Brushless DC (BLDC) motor, pre-load rotary drive mechanism
and Guide wire attachment point. When required the BLDC spins the pre-load rotary
drive through a belted drive train at a ratio of 5:1. The pre-load rotary drive, as shown
in Figure 5.4, uses a series of four metal wire fingers to impart the rotary motion onto
the rotor head from the drive motor. The expectation is that the drive fingers allows
for small vertical movements of the RDS during lift tests, and unimpeded downward
movement during autorotation tests once the lower support beam is dropped away.
The Guide wire is passed up through the centre of the rotary drive mechanism and held
centred to the rotary bearing, Figure 5.5.
The lower horizontal support beam holds the weight of the RDS during test activities,
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Figure 5.5: Drive Unit Engagement fingers and Guide wire, Ian Saxby 2014
Figure 5.6. This support beam is restrained to the vertical spine by a system of wheels
and bearings and is vertically adjustable via the use of rope and pulley system tied off at
the base. A final expectation of the design was to include a load cell on the lower support
beam to measure impacts of rotor head speed and collective pitch settings, however, this
portion of the design was not completed.
Finally, the rig has a base that positions the vertical spine and includes a pulley and rope
tie off cleat that holds the lower horizontal support beam at any desired height, Figure
5.3.
At the shortest length of 2.1m the test rig is used for lift and collective pitch adjustment
testing. When using additional segments (giving heights 4.2 to 6.3m) the rig can be used
to undertake Autorotation flare tests.
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Figure 5.6: (a)Lower Beam Back View. (b)Lower Beam Side View.
5.3 Verification Activities
The verification of Release Controller and Sensor Manager software functionality was
achieved through stub tests of functions. Integrated testing of the overall State Machine
was achieved by splicing debug code into the 1Hz rate. This debug code initiated state
transition sequence changes allowing verification of the interlock discrete signal transi-
tions. This debug functionality allowed initiation of both normal and off-normal state
sequence transitions at defined time steps. The time steps and target State is modified
on multiplies of the 1Hz tick and provides verification evidence of a combination of timed
automated or manual discrete input test inputs. Using this test sequence methodology
allowed rotor angular velocity and rotor lock / unlock Servo control verification.
An example of the code sequence is shown in Listing 5.1. The sequence transitions
through the Sensor Manager normal state machine sequence at the 4, 8 and 60 second
marks. The gap between 8 and 60 seconds allows for test operator intervention to remove
the RDS Interconnect discrete to confirm transition to the Deploy and subsequent states.
Listing 5.1: The Sensor Manager debug sequence.
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i f ( Re t r i eveSta t e ( ) == PREPARED)
{
i f ( bDebugFirstPass )
{
bDebugFirstPass = f a l s e ;
Count1Hz = 0 ;
}
}
i f ( Re t r i eveSta t e ( ) >= PREPARED)
{
Count1Hz++;
i f ( Count1Hz == 4)
{
i f ( Re t r i eveSta t e ( ) == PREPARED)
{
SetState (READYCONFIRM) ;
bDebugFirstPass = true ;
}
else
Count1Hz = 3 ;
}
i f ( Count1Hz == 8)
{
SetState (READYRELEASE) ;
bDebugFirstPass = true ;
}
i f ( Count1Hz == 60)
{
i f ( Re t r i eveSta t e ( ) == DEPLOY)
{
SetState (POWERDOWN) ;




Count1Hz = 10 ;
}
}
i f ( Count1Hz > 61)
{
bDebugFirstPass = true ;




Count1Hz = 0 ;
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The wiring loom interconnectivity was verified by pin to pin resistance checks using a
multimeter. Once all pins connections were verified power checks were undertaken with-
out the power controller or FMU / Arduino boards connected. Next the power supply,
power controller and Arduino boards were connected and the debug 1Hz sequence of
State transitions executed to confirm internal and external power supply commands and
resultant expected status information.
The Quadrature Encoder algorithm and associated quadrature sensors were tested using
an combination of test input square wave and Salae Logic Analyser to confirm timing of
input signal compared to output rotor angular velocity. A constant 4.5
5.4 Critical Analysis of Verification Facilities
In implementing the test rig a number of improvements are considered necessary. The
first being to incorporate a method of measuring the drive mechanism angular velocity.
This would eliminate the need for a hand held speed measuring device which necessitated
the physical aiming of the speed detection device at a close proximity to the spinning
rotor blades. Further, inclusion of automation would enable recording of velocities to
allow comparative validation of the angular velocities detected by the RDS.
The second improvement relates to removing the bowing induced into the rig spine due to
guide wire tension. For example, in using a minimum height 2.1m spine, when applying
sufficient tension onto the guide wire the spine and top fixed horizontal drive beam bend
enough so as the guide wire no longer passed central to the rotor drive bearing as shown in
Figure 5.5. The effect of this is that the guide wire can be abraded or a lateral oscillation
can be induced into the guide wire and therefore the RDS during tests. This lateral effect
is quite significant and is further exacerbated by the third area for improvement below.
The third improvement focuses on the rotor pre-load drive mechanism. The design out-
come included a 5mm separation between the inside of the drive fingers and the extremity
of the RDS Sensor Assembly, refer Figure 5.4.
This gap was expected to be sufficient to allow minor vibration / lateral oscillations of
the RDS during pre-load drive use. In undertaking testing it was noted that due to
unbalanced rotor blades or the lateral movements caused by the bow discussed above,
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the lateral space to the drive fingers is insufficient and the fingers impact the Sensor
Assembly. This impact causes a dragging induced rotation force to the Sensor Assembly
around the rotor axis. As experienced in the testing phase, this induced rotation force
imparts excessive forces through the grub screws to the carbon fibre rotor spindle. This
force was of such magnitude that the carbon fibre was damaged and the assembly was
able to rotate. The immediate and serious impact due to this failure mode is that the
Quadrature Encoder loom is twisted around the guide wire sheath to tehe point of failure
in a matter of seconds. Additionally, the rotor head was then also free to travel upwards off
the axle. There was insufficient time to re-loom to continue testing with the Quadrature
Encoder so the platform was removed for further tests.
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5.5 Chapter Summary
This chapter summaries the development and resultant manufacturing of a ground based
test rig. The chapter identified the verification testing that has been undertaken within
the project and also critical corrections necessary for further use.
Chapter 6
Conclusions and Future Work
6.1 Conclusion
This project attempted to design and prototype a device that can control and decelerate
a package using an active autorotation technique from the rotary helicopter environment.
The project outcomes satisifed many of the challenging design issues though many remain.
The project provided the Author an insight into the 3D CAD modeling tools available and
the experience of translating the resultant hardware physical design into reality through
3D printing and metal lathe work. The software for the two independent controller
units is mature though additional work is still required to complete implementation and
verification.
The project closes with a strong design of the physical components required to allow the
deployment of conformally constrained rotor blades and the Software State Machine that
satisfies many of causes that underpins the identified system safety hazard.
6.2 Achievement of Project Objectives
The following objectives have been fully or partially addressed:
1. Research rotorcraft theory of flight.
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2. Research Navigational theory, including intersystem navigational alignment.
3. Identify the applicable Australian Aviation Regulatory regime implications and ac-
count for such within subsequent design.
4. Design and construct the mechanical, electronic and software components required
to deliver the rescue package.
5. Design and construct a ground test capability to validate the proposed rescue pack-
age design.
Subordinate objectives achieved included undertaking the project development consider-
ing a safe development environment and production of a safe product.
The following objectives were either not addressed or not fully addressed:
1. Research rotorcraft mathematical modelling of flight mechanics.
2. Construct a mathematical model for autorotation considering the constrained rescue
package flight path.
3. Execute ground based testing and evaluate the resultant test outcomes.
6.3 Further Work
There remains a significant amount of work in this project from completing the Flight
Management aspects of the design State Machines through to correcting the design flaws
in the physical, electrical and software areas. The flare modeling and translation to a core
function within the RDS FMU code is also required. The complete source code developed
so far is included within this dissertation should any further development be undertaken
in the future.
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B.1 Appendix Introduction
This Appendix provides a breakdown of Safety Releated Hazard Lists with associated
Fault Treee Analyes and Safety Verification Matrix.
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Figure B.2: Loss of Control
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B.2 Safety Requirements Verification Matrix
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Figure B.3: Power Failure
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Figure B.4: Mechanical Failure
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C.1 Appendix Introduction
This Appendix provides the overall System Requirements established for the prototype
development. Each System Requirement is identified with a Unique Identifier starting
with an R. concatenated with an increasing sequence number, (e.g. R.1). Where the
System Requirement is safety related the Safety Requirement Number is also appended
against the System Requirement Unique Identifier, e.g. R.3(SSR1).
C.2 System Requirements
C.2.1 Navigation
R.1 The System shall be capable of detection or calculation of Roll, Pitch and Yaw angular
position, velocity and acceleration.
R.2 The System shall be capable of commanded flight / navigation to a given ground
position.
R.3(SSR1) The System shall validate the specified target co-ordinates have been correctly
passed to the RDS prior to release.
R.4(SSR2) The System shall ensure the RDS release conditions are within defined limits
prior to release.
R.5(SSR3) The System shall ensure that the RDS is in a functional state appropriate for
release.
C.2.2 Power Supply
R.6 The System shall include a controllable internal power supply.
R.7 The system shall be capable of receiving power from either external or internal sources
when connected to the host Unmanned Aerial System (UAS).
R.8 The System powercontroller shall be capable of selecting between internal and external
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power sources.
R.9(SSR4) The System shall verify RDS power supply availability and remaining capacity
are within correct boundaries prior to authorising release.
C.2.3 Physical
R.10 The System shall incorporate commercially available model helicopter components,
swashplate, head design and rotor blades.
R.11 The System shall include the capability to detect the direction of rotor head rotation.
R.12 The System shall include the capability to detect rotor head angular velocity within
the range of 0 to 2500 rev/min.
R.13 The System shall incorporate a folding mechanism to allow conformal stowage of
rotor blades pre deployment.
R.14 The System shall incorporate a rotor blade lock mechanism to retain the rotor blades
conformal to the sub-system body until deployed during the descent phase.
R.15 The System shall be capable of flight with a 500ml water container as payload.
R.16 The System shall incorporate a release mechanism on the host UAS to secure the
deployable sub-system.
R.17 The host UAS release mechanism shall incorporate a secondary lock mechanism that
must be disengaged to allow release to occur.
R.18(SSR5) The Rotor Deployment mechanism shall force the rotor blades into the
airstream following release.
C.2.4 Interface
R.19 The System shall be capable of detecting connection or loss of connection between
the host UAS and deployable sub-system.
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R.20 The System shall communicate using UART TX/RX between the Host UAS and
deployable sub-system Flight Management Systems during carriage.
R.21 The System shall incorporate an independent discrete response indicating deployable
sub-system readiness for release.
C.2.5 Built In Test
R.22(SSR6) The System shall carry out periodic Built in Test (BIT) functions on guid-
ance, control and navigation sensors prior to authorising release.
1. State Sensors; GPS, Rate Gyros, Accelerometers,
2. Incorrect Power Supply states,
3. Power Supply current limit violations, and
4. Inadvertent release.
R.23(SSR7) The system shall include failure-detection logic and self-check software to
confirm correct operation prior to authorising release.
1. Invalid Software State changes, and
2. Communication errors.
C.2.6 Ground Test Facility
R.24 The System shall include a Ground Test Subsystem.
R.25 The Ground Test Subsystem shall be capable imparting an adjustable angular ve-





RDS mechanical drawings are included within this Appendix. Where the items were 3D
printed the diamensioning of the associated mechanical drawings are reduced in complex-
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Figure D.3: Rotor Lock - 3D Printed
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Figure E.1: Schematic Battery Controller
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Figure E.3: Sensor Assembly Harness
Appendix F
RDS Software Design
This appendix contains Software Design Disclosure for the all processors involved in sat-
isfying the System Requirements allocated to the Host FMU, Host Release Controller,
RDS FMU and RDS Sensor Manager. This disclosure is focused on the Safe Carriage and
































































Figure F.1: High Level Interconnect System Diagram
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Upon External Drop Cmd: 
Cmd Pkg = ReadyRequest
ReadyRelease









Confirm task from Pkg; 





















Cmd HRC = Abort















Figure F.2: Host FMU State Diagram
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HRC  BIT Failure
OR
Interlock Gone
Host FMU Cmd = 
Abort
HRC  BIT Failure
OR
Interlock Gone

















> 1 sec && 
Interlock Present
Load




HRC  BIT Failure
OR
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HRC  BIT Failure
BIT Success




FMU Cmd = 
PowerOff
FMU Cmd = 
PowerOn
Abort
Figure F.3: Host Release Controller State Diagram
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When Rcv Host ReadyRequest 

















































Cmd SM = Abort
SM = Deploy
Figure F.4: RDS FMU State Diagram
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   Check Host Interlock
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ReadyConfirm
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Clear Commit to Release




Start Timer (1 sec)
Stop BIT Checks
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Description of Hazard People Number Parts of Risk Level
At risk At risk Body




(this is applicable to both the ground lift and flare test rigs)
Categories Short Term Controls Long Term Controls Completion Details
Design Provide visible distance marker to identify rotor diameter footprint Nil Completed




Table G.1: Risk Management Chart for Ground Test Apparatus
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Description of Hazard People Number Parts of Risk Level
At risk At risk Body
Personnel fall from heights during installation procedure Operator 1 Body Critical Consequences -
Remote Likelihood
Categories Short Term Controls Long Term Controls Completion Details
Design Design apparatus to be constructed at ground level and then raised Nil Design Complete
Safety Devices Roof Workers Safety Harness to be used Nil Safety Harness available
Use a ladder to access majority of work vice rooftop.
Warning Devices
Procedures and Training Training in use of Safety harness Nil Training completed
P.P.E.
Table G.2: Risk Management Chart for Working at Heights
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Description of Hazard People Number Parts of Risk Level
At risk At risk Body
Injury sustained to hands, feet or eyes during machine work Operator 1 Body Marginal Consequences
- Remote Likelihood





P.P.E. Ensure availability of eye protection Available
Ensure availability of footwear (steelcapped boots) Available
Ensure use of appropriate tools) Available and Training
Received
Table G.3: Risk Management Chart for Work Place Safety
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Description of Hazard People Number Parts of Risk Level
At risk At risk Body
Injury sustained following impact of package onto structure Operator 1 Body Critical Consequences
or personnel during descent - Remote Likelihood
Categories Short Term Controls Long Term Controls Completion Details
Design Include safety signal authorisation prior to release Not Required
Incorporate readiness checks prior to release Not Required
Incorporate redundant power supplies Implemented
Complete testing of control algorithm
with Hardware in the Loop Implemented
Safety Devices
Warning Devices Include high visibility Package colour scheme Not Required
Procedures and Training Establish procedures for Flight Test Execution Not Required
Establish cleared boundary around target Not Required
P.P.E.
Table G.4: Risk Management Chart for Impact of package onto structure or personnel during descent
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H.1 Nameing Conventions
The following tables from, (Alex 2007) , were used withn this project to describe the
common variable and naming conventions used within the software listings.
Table H.1: Type prefix
Type prefix Meaning Example
b boolean bool bHasEffect;
c (or none*) class Creature cMonster;
ch char (used as a char) char chLetterGrade;
d double, long double double dPi;
e enum Color eColor;




char used as an integer
s struct Rectangle sRect;
str C++ string std::string strName;
sz Null-terminated string char szName[20];
The following type modifiers are placed before the prefix if they apply:
Table H.2: Type modifier
Type modifier Meaning Example
a array on stack int anValue[10];
p pointer int* pnValue;
pa dynamic array int* panValue = new int[10];
r reference int rnValue;
u unsigned unsigned int unValue;
The following scope modifiers are placed before the type modifier if they apply:
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Table H.3: Scope modifier
Scope modifier Meaning Example
g global variable int g nGlobalValue;
m member of class int m nMemberValue;
s static member of class int s nValue;
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H.2 Sensor Manager Listings
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H.3 The SensorManager.ino Code
Listing H.1: The main Sensor Manager Sketch.
/∗
∗ SensorManager . ino
∗
∗ Created on : 27 Aug 2014
∗ Author : Ian Saxby
∗/
#include <Arduino . h>
//#i n c l u d e <Wire . h> //I2C l i b r a r y
#include <NilRTOS . h>
#include <Dig i ta l IO . h>
// Use t i n y u n b u f f e r e d NilRTOS N i l S e r i a l l i b r a r y .
#include <N i l S e r i a l . h>
// Macro to r e d e f i n e S e r i a l as N i l S e r i a l to save RAM.
// Remove d e f i n i t i o n to use s tandard Arduino S e r i a l .
#define S e r i a l N i l S e r i a l
#include <Wire . h>
#include <NilFIFO . h>
#include <NilAnalog . h>
#include <NilTimer1 . h>
#include ”ServoTimer2 . h”
#include ”PinoutConfigSM . h”
#include ”QuadEncoder . h”
#include ”Power . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
#include ” StateMachine . h”
#include ”Commander . h”
// FIFO of r e c e i v e d Command Messages
NilFIFO<I2CMsgRx , FIFO DEPTH>∗ pcFIFO ;
// i 2 c s e t t i n g s
#define SLAVE ADDRESS 0x33
// Task Tick Counter , i n i t i a l i s e d to 0 . Range 0 to 9
u i n t 8 t nTaskTick = 0 ;
// Declare g l o b a l p o i n t e r s to the v a r i o u s c o n t r o l l e r o b j e c t s
// These are i n s t a n t i a t e d during se tup
Commander∗ pcCmdr ;
BIT∗ pcBIT ;
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// I2C Buf fer Arrangements
// E s t a b l i s h a I2C Slave Transmission Message Buf fer Class p o i n t e r
I2CBuffer ∗g cI2C MsgTx ;
// Setup a b u f f e r f o r s t o r i n g I2C Tx data f o r t r a n s f e r r i n g to
// I2C S lave Transmission Message Buf fer
I2CMsgTx g uI2CUpdate MsgTx ;
// Setup a g l o b a l b u f f e r f o r i n i t i a l I2C r e c e i p t b e f o r e s t o r i n g in
// ICP FIFO
I2CMsgRx g uI2CTemp MsgRx ;
// Setup a g l o b a l b u f f e r f o r I2C d i s p a t c h f o r I2C to Transmit from
I2CMsgTx g uI2CTemp MsgTx ;
// d e c l a r e servoTimer2 o b j e c t p t r to c o n t r o l the Rotor l o c k servo
ServoTimer2∗ pcRotorServo ;
// Globa l we igh t o f f whee l s v a r i a b l e
u i n t 8 t g eWheelOffWheels ;
// C i r c u l a r b u f f e r f o r Omega average
u i n t 1 6 t g nOmegaCirBuf [ CIRCBUFSIZE ] ;
// D i r e c t i o n o f r o t a t i o n , i n i t i a l i s e d to r e v e r s e .
bool g bDirCW = f a l s e ;
// D i r e c t i o n o f r o t a t i o n , i n i t i a l i s e d to forward . f o r c e s two c y c l e s
// b e f o r e i n i t i a t i n g f i r s t d e t e c t i o n
bool g bLastDirCW = true ;
// Declare and i n i t i a l i z e a semaphore f o r l i m i t i n g a cces s to a reg ion .
SEMAPHORE DECL(cSem1Hz , 0 ) ;
SEMAPHORE DECL(cSem5Hz , 0 ) ;
SEMAPHORE DECL( cSem10Hz , 0 ) ;
SEMAPHORE DECL(cSemDebug , 0 ) ;
NIL WORKING AREA( waThread1 , 9 6 ) ;
// Declare thread f u n c t i o n f o r thread 1 .
NIL THREAD( Thread1 , arg )
{
for ( u i n t 8 t i = 0 ; i < NUMDECBUF; i++)
{
g DecBuf [ i ] . u nDeltaN . n32DeltaN = 0 ;
}
// Wait f o r Ready S t a t e to be entered b e f o r e i n i t i a l i s i n g Quad
// Decoder I n t e r r u p t s
n i lT imer1Star t (TSC PERIOD ) ;
while ( t rue )
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{
// Execute 10Hz Commander r e l a t e d f u n c t i o n a l i t y
pcCmdr−>Task10Hz ( ) ;
// Increment the Task Tick counter
nTaskTick++;
// Now determine i f s l ower Tasks r e q u i r e to be run in t h i s
// s l o t
switch ( nTaskTick )
{
case 4 : // every 10 th t i c k ( at time s l o t 4) = 1 Hz
{
// S i g n a l 1Hz Task to run
// Release the Semaphore but not Reschedule RTOS
// u n t i l end
n i lSemSigna l I (&cSem1Hz ) ;
break ;
}
case 2 : // every 5 th t i c k ( at time s l o t s 2 and 7) = 5 Hz
case 7 :
{
// S i g n a l 5Hz Task to run
// Release the Semaphore but not Reschedule RTOS
// u n t i l end
n i lSemSigna l I (&cSem5Hz ) ;
break ;
}
case 10 : // on the 10 th t i c k r e s e t TaskTick count to 0
{





i f (pcCmdr−>Ret r i eveSta t e ( ) == DEPLOY)
{
// Enable the Debug Code
n i lSemSigna l I (&cSemDebug ) ;
}
// S leep so lower p r i o r i t y t h r e a d s can e x e c u t e .




// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and
// i n t e r r u p t needs
NIL WORKING AREA( waThread3 , 9 6 ) ;
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// Declare thread f u n c t i o n f o r thread 2 .
NIL THREAD( Thread3 , arg )
{
// 5 Hz Task
while (TRUE)
{
// Wait f o r n o t i f i c a t i o n to run t a s k
nilSemWaitTimeout(&cSem5Hz , TIME INFINITE ) ;
// Execute 5Hz Commander r e l a t e d f u n c t i o n a l i t y




// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and
// i n t e r r u p t needs
NIL WORKING AREA( waThread4 , 9 6 ) ;
// Declare thread f u n c t i o n f o r thread 4 .
NIL THREAD( Thread4 , arg )
{
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗




// Wait f o r n o t i f i c a t i o n to run t a s k
nilSemWaitTimeout(&cSem1Hz , TIME INFINITE ) ;
// Execute 1Hz Commander r e l a t e d f u n c t i o n a l i t y
pcCmdr−>Task1Hz ( ) ;




// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and
// i n t e r r u p t needs
NIL WORKING AREA( waThread5 , 6 4 ) ;
// Declare thread f u n c t i o n f o r thread 4 .
NIL THREAD( Thread5 , arg )
{
// Wait f o r n o t i f i c a t i o n to run t a s k
nilSemWaitTimeout(&cSemDebug , TIME INFINITE ) ;
s y s t i m e t waketime = nilTimeNow ( ) ;
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u i n t 1 6 t nAvgOmega = 0 ;
while (TRUE)
{
waketime += MS2ST( 1 0 0 0 ) ;
n i lThdS leepUnt i l ( waketime ) ;
i f ( IsDebugMode ( ) )
{
nAvgOmega = g nOmegaCirBuf [ 0 ] ;
for ( u i n t 8 t i = 1 ; i < CIRCBUFSIZE ; i++)
{
nAvgOmega += g nOmegaCirBuf [ i ] ;
}
nAvgOmega /= CIRCBUFSIZE ;
S e r i a l . p r i n t (F( ” AvgW: ” ) ) ;
S e r i a l . p r i n t (nAvgOmega ) ;
S e r i a l . p r i n t (F( ” Dir : ” ) ) ;
i f (g bDirCW)
{




S e r i a l . p r i n t (F( ” CCW ” ) ) ;
}
S e r i a l . p r i n t ( waketime ) ;





∗ Threads s t a t i c t a b l e , one entry per thread . A thread ’ s p r i o r i t y i s
∗ determined by i t s p o s i t i o n in the t a b l e wi th h i g h e s t p r i o r i t y f i r s t .
∗
∗ These t h r e a d s s t a r t wi th a n u l l argument . A thread ’ s name i s a l s o
∗ n u l l to save RAM s i n c e the name i s c u r r e n t l y not used .
∗/
NIL THREADS TABLE BEGIN( )
NIL THREADS TABLE ENTRY(NULL, Thread1 , NULL, waThread1 , s izeof ( waThread1 ) )
NIL THREADS TABLE ENTRY(NULL, Thread3 , NULL, waThread3 , s izeof ( waThread3 ) )
NIL THREADS TABLE ENTRY(NULL, Thread4 , NULL, waThread4 , s izeof ( waThread4 ) )
NIL THREADS TABLE ENTRY(NULL, Thread5 , NULL, waThread5 , s izeof ( waThread5 ) )
NIL THREADS TABLE END( )
//−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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void P i n O u t I n i t i a l i s a t i o n ( void ) ;
void setup ( )
{
// I n s t a n t i a t e the I2C S lave Transmission Message B u f f e r s
g cI2C MsgTx = new I2CBuffer ( ) ;
// I n s t a n t i a t e the Servo C o n t r o l l e r Object
pcRotorServo = new ServoTimer2 ;
// I n i t i a l i s e uC MiniPro Input Output Pin c o n f i g u r a t i o n
P i n O u t I n i t i a l i s a t i o n ( ) ;
// I n s t a n t i a t e the FIFO b u f f e r
pcFIFO = new NilFIFO<I2CMsgRx , FIFO DEPTH>;
// Setup S e r i a l Communication
S e r i a l . begin ( 9 6 0 0 ) ;
S e r i a l . p r i n t l n ( ”” ) ;
S e r i a l . p r i n t l n ( ” RESTART ” ) ;
// i n i t i a l i z e i 2 c as s l a v e
Wire . begin (SLAVE ADDRESS) ;
// d e f i n e c a l l b a c k s f o r i 2 c communication
Wire . onReceive ( rece iveData ) ;
Wire . onRequest ( sendData ) ;
// I n s t a n t i a t e the Commander
pcCmdr = new Commander ;
// s t a r t k e r n e l
n i lSysBeg in ( ) ;
}
//−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
// Loop i s the i d l e thread . The i d l e thread must not invoke any
// k e r n e l p r i m i t i v e a b l e to change i t s s t a t e to not runnab le .
void loop ( )
{
}
//I2C c a l l b a c k s
// c a l l b a c k f o r r e c e i v e d command
void rece iveData ( int byteCount )
{
int indx = 0 ;
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u i n t 8 t nOverflow ;
I2CMsgRx∗ psFIFOSlot ;
while ( Wire . a v a i l a b l e ( ) )
{
// Ensure no Msg Received i s l o n g e r than l a r g e s t expec ted
i f ( indx > MAX MSG RX LENGTH)
{
// Create f a i l u r e c o n d i t i o n here
// Set the Receive Buf fer Overf low Attempted BIT f l a g
pcBIT−>BITFlagUpdate (RXBUFF OVRFLW, true ) ;





// i n i t i a l f a s t r e c e i p t o f I2C Command Data




i f ( ( indx > 0) && ( indx <= MAX MSG RX LENGTH) )
{
i f ( g uI2CTemp MsgRx . g nType1RxMsgNo == SETUP I2C SEND CMD)
{
// R e t r i e v e the r e q u e s t e d message in r e a d i n e s s f o r subsequent
// SendData ( ) a c t i v i t y
g cI2C MsgTx−>getTxMessage (\
( u i n t 8 t ) g uI2CTemp MsgRx . g nType1RxEnumValue ,




// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .
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// Set the Receive Buf fer Overf low Attempted BIT f l a g





// c a l l b a c k f o r sending data v i a I2C
void sendData ( )
{
Wire . wr i t e ( g uI2CTemp MsgTx . g nTxAllData , \
g uI2CTemp MsgTx . nWdCount ) ;
}
void P i n O u t I n i t i a l i s a t i o n ( )
{
// I n i t i a l i s a t i o n f o r Quadrature Decoding
// GP1A51HRJ00F has i n t e r n a l p u l l−up r e s i s t o r
pinMode (PIN CHANNEL A, INPUT) ;
pinMode (PIN CHANNEL B, INPUT PULLUP) ;
// Externa l Power Enable Output Pin 4
pinMode (PIN POWERENB EXT, OUTPUT) ;
// I n t e r n a l Power Enable Output Pin 5
pinMode (PIN POWERENB INT, OUTPUT) ;
// Attach the PWM servo c l a s s to the Rotor Lock Ouput pin 6
// a t t a c h the g iven pin to the next f r e e channel , s e t s
// pinMode , r e t u r n s channel number or 0 i f f a i l u r e
pcRotorServo−>attach (PIN ROTORLOCKPWM) ;
// Close the Rotor Lock to Lockin the Rotor b l a d e s
pcRotorServo−>wr i t e (ROTORCLOSE) ;
// a l t e r n a t e to e s t a b l i s h servo movement range
// pcRotorServo−>a t t a c h (ROTORLOCKPWM, i n t min , i n t max ) ;
// I n i t i a l i s a t i o n f o r I n t e r l o c k and D i s c r e t e Input / Outputs
pinMode (PIN PKG INTERLOCK OUT, OUTPUT) ;
// Host connected i n t e r l o c k Pin Input , r e q u i r e s p u l l−up r e s i s t o r
// s e t t i n g Host d i sco nnec ted i s Act ive High and no c y c l e
pinMode (PIN PKG INTERLOCK IN, INPUT PULLUP) ;
pinMode (PIN COMMIT RELEASE, OUTPUT) ;
// Debug Pin Input , r e q u i r e s p u l l−up r e s i s t o r s e t t i n g
// Debug mode i s Act ive Low
pinMode (PIN PKG DEBUG, INPUT PULLUP) ;
// Current Sensor Fau l t Input Pin , c i r c u i t has p u l l−up
// r e s i s t o r
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pinMode (PIN CURRENTSENSORFAULT, INPUT) ;
// Externa l Power S t a t u s f l a g , LTC4353 has i n t e r n a l p u l l−up
// r e s i s t o r
pinMode (PIN PWRSTATUS EXT ONST1, INPUT) ;
// I n t e r n a l l Power S t a t u s Flag , LTC4353 has i n t e r n a l p u l l−up
// r e s i s t o r
pinMode (PIN PWRSTATUS INT ONST2, INPUT) ;
// Debug
// Set ChA Low
// d i g i t a l W r i t e (CHANNEL A, LOW) ;
// Set ChB Low
// d i g i t a l W r i t e (PIN CHANNEL B, LOW) ;
}
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H.4 The Commander.h Code
Listing H.2: The Commander header file.
/∗
∗ Commander . h
∗
∗ Created on : 3 Sep 2014




#include <Arduino . h>
#include <s t d i n t . h>
#include ” I2CBuffer . h”
#include ” StateMachine . h”
#include ”Power . h”
#include ” I n t e r f a c e . h”
c l a s s Commander : pub l i c StateMachine , pub l i c Power , pub l i c I n t e r f a c e
{
pub l i c :
Commander ( ) ;
void Task10Hz ( void ) ;
void Task5Hz ( void ) ;
void Task1Hz ( void ) ;
void ExecuteCmd (I2CMsgRx∗ sTempRxMsgBuffer ) ;
// vo id PowerCheck ( vo id ) ;
v i r t u a l ˜Commander ( ){}
p r i v a t e :
// S t a t e based c o n t r o l v a r i a b l e s
u i n t 8 t nSeparationCounter ;
I2CMsgRx sTempRxMsgBuffer ;
} ;
#endif /∗ COMMANDER H ∗/
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Listing H.3: The Commander source file.
/∗
∗ Commander . cpp
∗
∗ Created on : 3 Sep 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include <NilRTOS . h>
#include <NilFIFO . h>
#include <N i l S e r i a l . h>
#include <u t i l / atomic . h>
#include ”ServoTimer2 . h”
#include ”Commander . h”
#include ”PinoutConfigSM . h”
#include ” StateMachine . h”
#include ”BIT . h”
#include ”QuadEncoder . h”
#include ” I n t e r f a c e . h”
#include ” I2CBuffer . h”
extern ServoTimer2∗ pcRotorServo ;
extern BIT∗ pcBIT ;
extern NilFIFO<I2CMsgRx , FIFO DEPTH>∗ pcFIFO ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
extern u i n t 1 6 t g nOmegaCirBuf [ CIRCBUFSIZE ] ;
// D i r e c t i o n o f r o t a t i o n , i n i t i a l i s e d to r e v e r s e .
extern bool g bDirCW ;
// D i r e c t i o n o f r o t a t i o n , i n i t i a l i s e d to forward . f o r c e s
// two c y c l e s b e f o r e i n i t i a t i n g f i r s t d e t e c t i o n
extern bool g bLastDirCW ;
ISR ( ChannelA vect )
{
u i n t 3 2 t tISR ;
// Determine time o f i n t e r r u p t
tISR = micros ( ) ;
// Determiine d i r e c t i o n o f r o t a t i o n
// As t h i s i s INT0 i s r on RISING INT0 w i l l be h igh
d ig i t a lRead (PIN CHANNEL B) ? g bDirCW = f a l s e : g bDirCW = true ;
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i f (g bDirCW == g bLastDirCW )
{
// Store away the timestamp of t h i s Quadrature i n t e r r u p t
g DecBuf [ g nBuf fer Indx ] . DecoderISRTime = tISR ;
// Increment the count o f Decoder i n t e r r u p t s




g bLastDirCW = g bDirCW ;
// Clear the count o f Decoder i n t e r r u p t s
g DecBuf [ g nBuf fer Indx ] . u nDeltaN . n16DeltaN = 0 ;
}
}
/∗ 2nd i n t e r r u p t r o u t i n e I f r e q u i r e d f o r h i g h e r
∗ accuracy
ISR( ChannelB vect )
{
u i n t 3 2 t tISR ;
// Determine time o f i n t e r r u p t
tISR = micros ( ) ;
// Determiine d i r e c t i o n o f r o t a t i o n
// As t h i s i s INT1 i s r on RISING INT1 w i l l be h igh
d i g i t a l R e a d (PIN CHANNEL A) ? g bDirCW = t r u e : g bDirCW = f a l s e ;
i f ( g bDirCW == g bLastDirCW )
{
// Store away the timestamp of t h i s Quadrature i n t e r r u p t
g DecBuf [ g nBuf f e r Indx ] . DecoderISRTime = tISR ;
// Increment the count o f Decoder i n t e r r u p t s
g DecBuf [ g nBuf f e r Indx ] . u nDeltaN . n16DeltaN++;
}
e l s e
{
g bLastDirCW = g bDirCW ;
// Clear the count o f Decoder i n t e r r u p t s





Commander : : Commander ( )
{
// I n s t a n t i a t e the BIT Object
pcBIT = new BIT ;
// Confirm t h a t the d e v i c e i s not a l r e a d y in an Autorota te S t a t e
// I f so s e t power to i n t e r n a l s upp ly e l s e e x t e r n a l
i f ( Re t r i eveSta t e ( ) > READYRELEASE)
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{
// Already in a u t o r o t a t e s t a t e so cmd i n t e r n a l power source
i f ( ! SwitchPowerSupply (PWRSOURCE INT) )
{
// F a i l u r e to t r a n s i t i o n to INT power so s e t BIT f a i l
SetState (BITFAIL ) ;
}
// and a t t a c h the ISR v e c t o r to the INT0 f o r Encoder ChA
a t ta ch In t e r rup t (0 , ChannelA vect , RISING ) ;
// a t t a c h I n t e r r u p t (1 , ChannelB vect , RISING ) ;
// and s to p the BIT Checks




// Not in an Autorota te s t a t e t h e r e f o r e d e f a u l t i n i t i a l i s e to
// use Externa l power source
i f ( ! SwitchPowerSupply (PWRSOURCE EXT) )
{
// F a i l u r e to t r a n s i t i o n to EXT power so s e t BIT f a i l
SetState (BITFAIL ) ;
}
// Setup the Host I n t e r l o c k wrap around output
OutputHost Inter lockS igna l ( ) ;




void Commander : : Task10Hz ( void )
{
// Quadrature Encoder v a r i a b l e s
u i n t 3 2 t temp1 ;
u i n t 3 2 t temp2 ;
u i n t 3 2 t temp3 ;
u i n t 3 2 t tnow ;
// Del ta Th
u i n t 3 2 t nDeltaTh ;
//Copy o f curren t g l o b a l ISR DoubleBuf fer Index
u i n t 1 6 t nThisIndex ;
// Tsc , acc Extended Observat ion Window (32 b i t word ,
// us ing f i x e d p o i n t d i v i s i o n )
c UTscacc u nSumTscacc ;
// Ensure spare words are i n i t i a l i s e d to 0
u nSumTscacc . spare = 0 ;
// Angular r o t a t i o n v a r i a b l e [ Should be d i r e c t to I2C r e p o s i t o r y
// though ]
u i n t 1 6 t nOmega ;
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// I n t e r n a l counter f o r Abort phase
stat ic u i n t 8 t nExtPowerDelay = 0 ;
volat i le bool bPulseDetected ;
stat ic bool bPowerDownFirstPass = true ;




// Quadrature Decoding Sec t ion
// Increment the Tsc counter to c a l c u l a t e extended Tsc
// per iod
g nTscTick++;
// Create atomic sequence o f i n s t r u c t i o n s
ni lSysLock ( ) ;
// Determine curren t time in usec
tnow = micros ( ) ;
// C a l c u l a t e Omega only i f Encoder p u l s e s have been
// d e t e c t e d
// Check us ing current Buf fer index
i f ( g DecBuf [ g nBuf fer Indx ] . u nDeltaN . n16DeltaN > 0)
{
bPulseDetected = true ;
// record t h i s b u f f e r p o i n t e r
nThisIndex = g nBuf fer Indx ;
// Switch over the b u f f e r index




bPulseDetected = f a l s e ;
}
// Release the atomic i n s t r u c t i o n s e t
ni lSysUnlock ( ) ;
i f ( bPulseDetected )
{
// C a l c u l a t e Del ta Th
nDeltaTh =
tnow − g DecBuf [ nThisIndex ] . DecoderISRTime ;
// C a l c u l a t e SUM Tsc , acc = g nTscTick ∗ TSC PERIOD;
// s c a l e d n16SumTscacc 15
u nSumTscacc . n16SumTscacc = g nTscTick ∗ 3 ;
// Now Tsc , acc s c a l e d i n t o 32 b i t word ( s c a l e 0)
temp1 = u nSumTscacc . n32SumTscacc >> 1 ;
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// C a l c u l a t e Omega = DeltaN 60
// −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− ∗ −−−
// (SumTsc , acc + DeltaT (h−1) − DeltaT ( h ) ) Np
// temp2 s c a l e (16)
temp2 =
( u i n t 3 2 t ) ( g DecBuf [ nThisIndex ] . u nDeltaN . n32DeltaN ∗6 0 ) ;
// temp3 s c a l e (20−4)
temp3 =
( u i n t 3 2 t ) ( temp1 + g DecBuf [ nThisIndex ] . nDeltaThm1 −
nDeltaTh )
>> 4 ;
nOmega = ( u i n t 3 2 t ) ( temp2/temp3 ) >> NP;
// Negate an approx cons tant ˜4.5% from r e s u l t due to
// over read ing above c a l c u l a t i o n
nOmega −= ( ( nOmega >> 6) ∗ 3 ) ;
// Limit the Omega output
i f (nOmega > MAXLIMIT OMEGA)
nOmega = MAXLIMIT OMEGA;
g nOmegaCirBuf [ g nOCirIndx ] = nOmega ;
// Now update c i r c u l a r b u f f e r index f o r next pass
g nOCirIndx = ( g nOCirIndx + 1) % CIRCBUFSIZE ;
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// Save away Omega and D i r e c t i o n i n t o I2C message b u f f e r
// area
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// DIRECTION g bDirCW
// Angular Speed nOmega
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG1) ;
i f (g bDirCW)
{
// Rotor t r a v e l l i n g CW
g uI2CUpdate MsgTx . g nType2IntValue =




// Rotor t r a v e l l i n g CCW
g uI2CUpdate MsgTx . g nType2IntValue =
( i n t 1 6 t ) (˜nOmega + 1 ) ;
}
// Now save i n t o I2C Tx Message Common Area
g cI2C MsgTx−>putMessage (MSG1, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG1) ;
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// Save Del ta T( h ) as Del ta T(h−1)
g DecBuf [ nThisIndex ] . nDeltaThm1 = nDeltaTh ;
// Clear Extended Observat ion Window counter
g nTscTick = 0 ;
// Clear the count o f Decoder i n t e r r u p t s f o r next time
// use o f t h i s b u f f e r




// I f extended o b s e r v a t i o n window i s g r e a t e r than
// ” Constant ” t i c k s then s e t angu lar speed = 0
i f ( g nTscTick > MAXEXTOBSWIN)
{
g nTscTick = 0 ;
g nOmegaCirBuf [ g nOCirIndx ] = 0 ;







// The major i ty o f SEPARATION i n i t i a l i s a t i o n has been
// completed w i t h i n the ReadyRelease to Separat ion
// changeover p o r t i o n o f the ReadyRelease Case .
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// The f o l l o w i n g assumes no power l o s s f o l l o w i n g r e l e a s e
// need to change t h i s as o t her f u n c t i o n s do account f o r
// such
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// I f Low means I n t e r l o c k d isconnected , the package i s
// f a l l i n g !
// Therefore :
// a . Decrement the Separat ion t imer
// Decrement the Separat ion timer , each decrement
// ˜= 100msec
nSeparationCounter−−;
// I f Separat ion Timer i s completed then s w i t c h S t a t e
// to DEPLOY f o r the remainder o f t h i s pass and e x e c u t e
// the entry a c t i o n s o f the DEPLOY s t a t e
i f ( nSeparationCounter < 1)
{
SetState (DEPLOY) ;
// Open the Rotor Lock to Release the Rotor b l a d e s
pcRotorServo−>wr i t e (ROTOROPEN) ;
}





i f ( ! I s H o s t I n t e r l o c k P r e s e n t ( ) )
{
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// The f o l l o w i n g assumes no power l o s s f o l l o w i n g
// r e l e a s e need to change t h i s as o t her f u n c t i o n s
// do account f o r such
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗
// I f Low means I n t e r l o c k disconnected , the package
// i s f a l l i n g !
// Therefore :
// a . change s t a t e to SEPARATION,
// b . count down the Separat ion timer ,
// c . Enable the Quadrature Decoder ISRs ,
// d . s t op the BIT Checks .
SetState (SEPARATION) ;
// Decrement the Separat ion timer ,
// each decrement ˜= 100msec
nSeparationCounter−−;
// Attach the ISR v e c t o r to the INT0 f o r Encoder ChA
a t ta ch In t e r rup t (0 , ChannelA vect , RISING ) ;
// a t t a c h I n t e r r u p t (0 , ChannelA vect , CHANGE) ;
// a t t a c h I n t e r r u p t (1 , ChannelB vect , RISING ) ;
// a t t a c h I n t e r r u p t (1 , ChannelB vect , CHANGE) ;
// Stop the BIT Checks
pcBIT−>ModifyBITCheckFlag ( f a l s e ) ;
break ;
// Do not need to undertake any f u r t h e r
// READYRELEASEfunctionality
}
// Check i f Commit to Release i s not c u r r e n t l y a s s e r t e d
// I f not a s s e r t
i f ( I s R e l e a s eP r o h i b i t e d ( ) )
{
// Asser t the Commit To Release I n t e r l o c k






// Un−Asser t the Commit To Release I n t e r l o c k
Proh ib i tRe l ea s e ( ) ;
// R e s e l e c t Externa l Power Supply and determine i f i t i s
// a v a i l a b l e to s upp ly power to the package as i t may be
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// turned o f f by the hos t
i f ( ! SwitchPowerSupply (PWRSOURCE EXT) )
{
// Wait w i t h i n the ABORT S t a t e f o r a maximum of
// per iod b e f o r e Externa l power shou ld become
// a v a i l a b l e from Host
i f ( nExtPowerDelay > MAXEXTSUPPLYWAIT)
{
// Timeout !
nExtPowerDelay = 0 ;
// F a i l u r e to t r a n s i t i o n to EXT power so s e t BIT
// f a i l









// Reset the Supply d e l a y s w i t c h over counter
nExtPowerDelay = 0 ;
// A s u c c e s s f u l s w i t c h to Externa l sup p ly was







i f ( bPowerDownFirstPass )
{
detachInte r rupt ( 0 ) ;
// Report zero angu lar v e l o c i t y
for ( u i n t 8 t i = 0 ; i < CIRCBUFSIZE ; i++)
{
g nOmegaCirBuf [ i ] = 0 ;
}
bPowerDownFirstPass = f a l s e ;
}
// c o n s t a n t l y s w i t c h to e x t e r n a l to turn o f f Package .







void Commander : : Task5Hz ( void )
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{
I2CMsgRx∗ psTempRxMsgBuffer ;
// Check f o r msg w i t h i n FIFO
// Use TIME IMMEDIATE to prevent s l e e p i n g in t h i s thread .
psTempRxMsgBuffer = pcFIFO−>waitData (TIME IMMEDIATE) ;
// Act on any r e c e i v e d Message
i f ( psTempRxMsgBuffer )
{
// Yes , one i s a v a i l a b l e so f e t c h Message from the FIFO .
sTempRxMsgBuffer = ∗psTempRxMsgBuffer ;
// S i g n a l FIFO s l o t i s f r e e .
pcFIFO−>s i g n a l F r e e ( ) ;
// Act on the message
ExecuteCmd(&sTempRxMsgBuffer ) ;
}




// Un−Asser t the Commit To Release I n t e r l o c k
Proh ib i tRe l ea s e ( ) ;
//Check i f a l r e a d y swi t che d to i n t e r n a l power su pp l y
i f ( ReadRecordedSupply ( ) != PWRSOURCE INT)
{
// Request swap to I n t e r n a l Power Supply , confirm
// i t i s s u p p l y i n g power to the package
i f ( ! SwitchPowerSupply (PWRSOURCE INT) )
{
// F a i l u r e to t r a n s i t i o n to INT power
// so s e t BIT f a i l







// Un−Asser t the Commit To Release I n t e r l o c k
Proh ib i tRe l ea s e ( ) ;
// Allow the BIT Checks
pcBIT−>ModifyBITCheckFlag ( t rue ) ;
// Should t h i s be a f u l l power on t r a n s i t i o n the
// Commander Constructor has a l r e a d y undertaken the
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// f o l l o w i n g a c t i o n s as par t o f i n i t i a l i s a t i o n
// a . Power to External , and
// b . Quadrature Decoder ISR( s ) detached .
i f ( IsDebugMode ( ) | | I s H o s t I n t e r l o c k P r e s e n t ( ) )
{







// Check i f Commit to Release i s c u r r e n t l y a s s e r t e d
// I f i t i s u n a s s e r t i t , P r o h i b i t any r e l e a s e
i f ( ! I s R e l e a s eP r oh i b i t e d ( ) )
{
// Un−Asser t the Commit To Release I n t e r l o c k








void Commander : : Task1Hz ( void )
{
stat ic u i n t 8 t Count1Hz ;
stat ic bool bDebugFirstPass = true ;
i f ( Re t r i eveSta t e ( ) == PREPARED)
{
i f ( bDebugFirstPass )
{
bDebugFirstPass = f a l s e ;
Count1Hz = 0 ;
}
}
i f ( Re t r i eveSta t e ( ) >= PREPARED)
{
Count1Hz++;
i f ( Count1Hz == 4)
{
i f ( Re t r i eveSta t e ( ) == PREPARED)
{
SetState (READYCONFIRM) ;
bDebugFirstPass = true ;
}
else
Count1Hz = 3 ;
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}
i f ( Count1Hz == 8)
{
SetState (READYRELEASE) ;
bDebugFirstPass = true ;
}
i f ( Count1Hz == 60)
{
i f ( Re t r i eveSta t e ( ) == DEPLOY)
{
SetState (POWERDOWN) ;




Count1Hz = 10 ;
}
}
i f ( Count1Hz > 61)
{
bDebugFirstPass = true ;




Count1Hz = 0 ;
i f (pcBIT−>RetrieveBITCheckFlag ( ) )
{
pcBIT−>BITCheck ( ) ;
}
UpdateDebugInterLockState ( ) ;
}
void Commander : : ExecuteCmd (I2CMsgRx∗ psRcvMsgBuffer )
{
// Decode and r e a c t to Message No 2 through 6




// Commanded S t a t e Change
// S i n g l e data b y t e





// Save n o t i f i e d Weight Off Wheels S t a t u s
UpdateWeightOffWheelsState ( psRcvMsgBuffer−>g nType2RxEnumValue ) ;
break ;




// I n i t i a l i s e the I n t e r n a l Bat tery Capacity
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Listing H.4: The BIT header file.
/∗
∗ BIT . h
∗
∗ Created on : 7 Nov 2014






SUPPLY INT, // BIT Pos 0
SUPPLY EXT, // BIT Pos 1
SUPPLY OFF, // BIT Pos 2
CURRENT FAULT, // BIT Pos 3
PACKAGE INTERLOCK GONE, // BIT Pos 4
BATCAP BELOW WARN, // BIT Pos 5
FMU NOT COMM, // BIT Pos 6
INVALID STATE CHG, // BIT Pos 7
SUPPLYNOTCMD, // BIT Pos 8
RXBUFF OVRFLW, // BIT Pos 9
FIFO OVRFLW, // BIT Pos 10
HOOK LOCKED, // BIT Pos 11
SPARE1, // BIT Pos 12
SPARE2, // BIT Pos 13
SPARE3, // BIT Pos 14
BIT FLAG OVRFLW // BIT Pos 15
} ;
c l a s s BIT
{
pub l i c :
BIT ( ) ;
void BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition ) ;
u i n t 1 6 t ReadBITFlags ( ) const ;
bool RetrieveBITCheckFlag ( void ) const ;
void ModifyBITCheckFlag ( bool bFlag ) ;
bool BITCheck ( void ) ;
p r i v a t e :
u i n t 1 6 t nBITCondition ;
// Author i ty to undertake BIT checks
bool bBITCheckAuthFlag ;
} ;
#endif /∗ BIT H ∗/
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Listing H.5: The BIT source file.
/∗
∗ BIT . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ”BIT . h”
#include ”Commander . h”
#include ”PinoutConfigSM . h”
extern Commander∗ pcCmdr ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// BIT Constructor
BIT : : BIT ( )
{
nBITCondition = 0 ;
// I n i t i a l i s e Allow BIT Checking
bBITCheckAuthFlag = true ;
}
void BIT : : BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition )
{
// the f l a g to be s h i f t e d i n t o BIT Flag p o s i t i o n
u i n t 1 6 t nFlag = 1 ;
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (”BIT Pos ” ) ;
// S e r i a l . p r i n t ( nBITFlagPosit ion ) ;
// S e r i a l . p r i n t (” bCondit ion ” ) ;
// S e r i a l . p r i n t l n ( bCondit ion ) ;
// Asser t t h a t nBITFlagPosit ion < 16 p o s i t i o n s
i f ( nBITFlagPosit ion > 15)
{
BITFlagUpdate (BIT FLAG OVRFLW, true ) ;
//pcCmdr−>S e t S t a t e (BITFAIL ) ;
return ;
}
// S h i f t and Set or c l e a r the BIT Flag p o s i t i o n
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i f ( bCondition )
{
// The update i s to record a BIT FAIL
// Need to s h i f t and OR Mask i n t o p l a c e
nBITCondition |= ( nFlag << nBITFlagPosit ion ) ;
// Set S t a t e to BITFAIL




// The update i s to record a BIT PASS
// need to s h i f t , I n v e r t and AND Mask i n t o p l a c e
nBITCondition &= (˜( nFlag << nBITFlagPosit ion ) ) ;
// Check i f a l l BIT Flag p o s i t i o n s are f a l s e
i f ( ! ( nBITCondition & 0XFFFF) )
{
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (” A l l BIT c l e a r ” ) ;
// Now check i f the system i s a l r e a d y in BITFAIL S t a t e
// I f so then t h i s a l l o w s the system to t r a n s i t i o n out
// o f BITFAIL
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{




// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG4) ;
g uI2CUpdate MsgTx . g nType3UIntValue = nBITCondition ;
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (” nBITCondition ” ) ;
// S e r i a l . p r i n t l n ( g uI2CUpdate MsgTx . g nType3UIntValue ) ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG4, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG4) ;
}
u i n t 1 6 t BIT : : ReadBITFlags ( ) const
{
return nBITCondition ;
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}




void BIT : : ModifyBITCheckFlag ( bool bFlag )
{
bBITCheckAuthFlag = bFlag ;
}
bool BIT : : BITCheck ( void )
{
// Execute BIT
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{
// Un−Asser t the Commit To Release I n t e r l o c k
pcCmdr−>Proh ib i tRe l ea s e ( ) ;
// Switch to Externa l power source
i f (pcCmdr−>SwitchPowerSupply (PWRSOURCE EXT) )
{
// Clear the Externa l Power Trans i t ion BITFail Flag
BITFlagUpdate (SUPPLY EXT, f a l s e ) ;
}
// IF the power su pp ly s w i t c h f a i l s BIT w i l l handle s e t t i n g
// the b i t f l a g and a l r e a d y w i t h i n BITFAIL s t a t e so no need
// to change S t a t e . I f the s w i t c h i s s u c c e s s f u l and t h a t
// c l e a r e d the on ly b i t Flag then BIT w i l l t r a n s i t i o n
// s t a t e to INITIALISE
// Detach the I n t e r r u p t s , necessary i f t r a n s i t i n g to BITFAIL
// po s t ReadyRelease 10Hz Task
detachInte r rupt ( 0 ) ;
// d e t a c h I n t e r r u p t ( 1 ) ;
}
// Do oth er BIT checks
// Check t h a t the Current Sensor has not s e t the Over Current
// FAULT f l a g . Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f (pcCmdr−>ReadSensorFAULT ( ) )
{
S e r i a l . p r i n t l n ( ”CFAULT” ) ;
// Faul t e x i s t s so s e t the Current Fau l t BIT f l a g
BITFlagUpdate (CURRENT FAULT, true ) ;




// No problem here so c l e a r the Power BIT f l a g
BITFlagUpdate (CURRENT FAULT, f a l s e ) ;
}
// Now check t h a t the power sup p ly o u t p u t s are as expec ted
// Check i f I n t e r n a l power su pp ly i s turned on
i f (pcCmdr−>ReadSupplyOutputState (PWRSOURCE INT) )
{
// Yes i t i s so Confirm the Externa l i s turned o f f
i f ( ! pcCmdr−>ReadSupplyOutputState (PWRSOURCE EXT) )
{
// I t i s not on so Clear the Externa l power BIT f l a g




S e r i a l . p r i n t l n ( ”PWREXT FAULT” ) ;
// I t i s on so ( somehow a dua l power su pp l y c o n d i t i o n )
// s e t the Externa l power BIT f l a g
BITFlagUpdate (SUPPLY EXT, true ) ;
}
}
// e l s e t h a t means Externa l must be turned on o t h e r w i s e t h e r e
// shou ld be no su pp l y and t h i s can ’ t be happening
// Confirm the recorded power sup p ly = commanded power sup p ly
i f (pcCmdr−>ReadRecordedSupply ( ) != pcCmdr−>ReadCommandedSupply ( ) )
{
S e r i a l . p r i n t l n ( ”PWR RECORD DIFF” ) ;
// They don ’ t e q u a l so s e t the Power BIT f l a g




// Clear the Supply Not as Commanded BIT f l a g
BITFlagUpdate (SUPPLYNOTCMD, f a l s e ) ;
}
// How to recover from FIFO Overf low and o t h e r s
// I f any BIT f l a g s e t change s t a t e to BITFAIL
i f ( nBITFaultFlags )
{
// Change SensorManager s t a t e to BITFAIL
pcManagerState−>SetState (BITFAIL ) ;
}
}
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Listing H.6: The I2CBuffer header file.
/∗
∗ I2CBuffer . h
∗
∗ Created on : 31 Aug 2014




#include <Arduino . h>
#include <s t d i n t . h>
#include ” StateMachine . h”
#include ” I n t e r f a c e . h”
#define MAX MSG TX LENGTH 5 // i n c l u d i n g wordcount as l a s t e lement
#define MAX MSG RX LENGTH 2
#define MAX TX BUFFERS 6
#define FIFO DEPTH 2
#define SETUP I2C SEND CMD 1




bool bInVal id ;





u i n t 8 t g nType1EnumValue ;
u i n t 8 t g nType1Rem [MAX MSG TX LENGTH − 1 ] ;
} ;
struct {
i n t 1 6 t g nType2IntValue ;
u i n t 8 t g nType2Rem [MAX MSG TX LENGTH − 2 ] ;
} ;
struct {
u i n t 1 6 t g nType3UIntValue ;
u i n t 8 t g nType3Rem [MAX MSG TX LENGTH − 2 ] ;
} ;
struct {
eSTATE g nType4EnumValue ;
u i n t 8 t g nType4Rem [MAX MSG TX LENGTH − 1 ] ;
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} ;
struct {
bool g nType5BoolValue1 ;
bool g nType5BoolValue2 ;
bool g nType5BoolValue3 ;
u i n t 8 t g nType5EnumValue [MAX MSG TX LENGTH − 3 ] ;
} ;
u i n t 8 t g nTxAllData [MAX MSG TX LENGTH ] ;
} ;






u i n t 8 t g nType1RxMsgNo ;
u i n t 8 t g nType1RxEnumValue ;
u i n t 8 t g nType1RxRem ;
} ;
struct {
u i n t 8 t g nType2RxMsgNo ;
eWOFFW g nType2RxEnumValue ;
u i n t 8 t g nType2RxRem ;
} ;
struct {
u i n t 8 t g nType3RxMsgNo ;
u i n t 8 t g nType3RxEnumValue ;
u i n t 8 t g nType3RxRem ;
} ;
struct {
u i n t 8 t g nType4RxMsgNo ;
u i n t 1 6 t g nType4RxIntValue ;
} ;
u i n t 8 t g nRxAllData [MAX MSG RX LENGTH ] ;
} ;
} I2CMsgRx ;
c l a s s I2CBuffer
{
pub l i c :
// Constructor
I2CBuffer ( ) ;
void I2CInvalidateTxMsg (eMSG eMsg ) ;
void I2CValidateTxMsg (eMSG eMsg ) ;
// Store Message i n t o i d e n t i f i e d Message Buf fer
void putMessage (eMSG eMsg , I2CMsgTx ∗pMsgData ) ;
// R e t r i e v e Message from i d e n t i f i e d Message Buf fer
void getTxMessage ( u i n t 8 t MsgNoTx , I2CMsgTx ∗pMsgOut ) ;
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p r i v a t e :
I2CMsgTx sMsgTxArray [MAX TX BUFFERS ] ;
} ;
#endif /∗ I2CBUFFER H ∗/
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Listing H.7: The I2CBuffer source file.
/∗
∗ I2CBuffer . cpp
∗
∗ Created on : 31 Aug 2014
∗ Author : Ian Saxby
∗/
#include <s t d i o . h>
#include ” I2CBuffer . h”
I2CBuffer : : I2CBuffer ( )
{
// I n i t i a l i s e the Output (TX) Message b u f f e r area
for ( int MsgNo = 0 ; MsgNo < MAX TX BUFFERS; MsgNo++)
{
for ( int indy = 0 ; indy < MAX MSG TX LENGTH; indy++)
{
sMsgTxArray [ MsgNo ] . g nTxAllData [ indy ] = 0 ;
}
// I n v a l i d a t e each message
sMsgTxArray [ MsgNo ] . bInVal id = true ;
// I n i t i a l i s e the Word count f o r each message
switch (MsgNo)
{
case MSG0: // Sensor Manager S t a t e
{
sMsgTxArray [MSG0 ] . nWdCount = 2 ;
break ;
}
case MSG1: // Quadrature Data
{
sMsgTxArray [MSG1 ] . nWdCount = 3 ;
break ;
}
case MSG2: // I n t e r n a l Bat tery Remaining Capacity
{
sMsgTxArray [MSG2 ] . nWdCount = 3 ;
break ;
}
case MSG3: // Supply Source
{
sMsgTxArray [MSG3 ] . nWdCount = 2 ;
break ;
}
case MSG4: // B u i l t In Test R e s u l t s
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{











void I2CBuffer : : I2CInvalidateTxMsg (eMSG eMsg)
{
sMsgTxArray [ eMsg ] . bInVal id = true ;
}
void I2CBuffer : : I2CValidateTxMsg (eMSG eMsg)
{
sMsgTxArray [ eMsg ] . bInVal id = f a l s e ;
}
// Store Message i n t o i d e n t i f i e d Message Buf fer
void I2CBuffer : : putMessage (eMSG eMsg , I2CMsgTx ∗pMsgIn )
{
for ( u i n t 8 t indx = 1 ; indx < MAX MSG TX LENGTH; indx++)
{
sMsgTxArray [ eMsg ] . g nTxAllData [ indx ] =
(∗pMsgIn ) . g nTxAllData [ indx ] ;
}
}
// R e t r i e v e Message from i d e n t i f i e d Message Buf fer i n t o l o c a l
// b u f f e r f o r I2C
void I2CBuffer : : getTxMessage ( u i n t 8 t MsgNoTx , I2CMsgTx ∗pMsgOut)
{
(∗pMsgOut) = sMsgTxArray [ MsgNoTx ] ;
}
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Listing H.8: The Interface header file.
/∗
∗ I n t e r f a c e . h
∗
∗ Created on : 7 Nov 2014





// Separat ion counter f o r 1 second at 10 ∗ Task10Hz
#define SEPARATIONCOUNT 10
// Rotor Servo Open ang le in deg rees
#define ROTOROPEN 2200
// Rotor Servo Close ang l e in degr ees
#define ROTORCLOSE 1200
// Define Abort d e l a y in 10Hz i t e r a t i o n s
#define MAXEXTSUPPLYWAIT 20 // = 2 seconds
enum eWOFFW {WONW, WOFFW} ;
c l a s s I n t e r f a c e
{
pub l i c :
I n t e r f a c e ( ) ;
bool IsDebugMode ( void ) const ;
// Detect the Debug I n t e r l o c k s t a t e ( Act ive LOW) and update
// Mode f l a g
bool UpdateDebugInterLockState ( void ) ;
// Output the Host I n t e r l o c k wrap s i g n a l a t s t a t e ( Act ive LOW)
// and update f l a g
void OutputHost Inter lockS igna l ( void ) ;
// Check i f Host I n t e r l o c k i s p r e s e n t ( s t i l l LOW)
bool I s H o s t I n t e r l o c k P r e s e n t ( void ) ;
void CommitToRelease ( void ) ;
bool I s Re l e a s e P ro h i b i t e d ( ) const ;
void Proh ib i tRe l ea s e ( void ) ;
void UpdateWeightOffWheelsState (eWOFFW bWoffW ) ;
bool IsWeightOffWheels ( void ) const ;
v i r t u a l ˜ I n t e r f a c e ( ) {} ;
p r i v a t e :
void UpdateI2CMsg ( void ) ;
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eWOFFW eWOffWStatus ;
bool bDebugMode ;
bool bRe leaseProh ib i t ed ;
bool bHostInterLockPresent ;
} ;
#endif /∗ INTERFACE H ∗/
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Listing H.9: The Interface source file.
/∗
∗ I n t e r f a c e . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : Ian Saxby
∗ 0050083462
∗/
#include <Arduino . h>
#include ” I n t e r f a c e . h”
#include ”PinoutConfigSM . h”
#include ” I2CBuffer . h”
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
I n t e r f a c e : : I n t e r f a c e ( )
{
eWOffWStatus = WONW;
UpdateDebugInterLockState ( ) ;
bRe leaseProh ib i t ed = true ;
I s H o s t I n t e r l o c k P r e s e n t ( ) ;
}




bool I n t e r f a c e : : UpdateDebugInterLockState ( void )
{
// Return the Debug Input I n t e r l o c k s t a t e
// This pin i s a c t i v e LOW using p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN PKG DEBUG) )
{
// Input i s HIGH so Debug mode IS NOT enab led




// Input i s LOW so Debug mode IS enab led
bDebugMode = true ;
}
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UpdateI2CMsg ( ) ;
return bDebugMode ;
}
void I n t e r f a c e : : OutputHost Inter lockS igna l ( void )
{
// This pin i s a c t i v e LOW as i s us ing p u l l−up r e s i s t o r s
d i g i t a l W r i t e (PIN PKG INTERLOCK OUT, LOW) ;
}
bool I n t e r f a c e : : I s H o s t I n t e r l o c k P r e s e n t ( void )
{
// This pin i s a c t i v e LOW as i s us ing p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN PKG INTERLOCK IN) )
{




// Input i s LOW so Host I n t e r l o c k IS p r e s e n t
bHostInterLockPresent = true ;
}
UpdateI2CMsg ( ) ;
return bHostInterLockPresent ;
}
void I n t e r f a c e : : CommitToRelease ( void )
{
// Set Act ive Low Commit To Release I n t e r l o c k Output
d i g i t a l W r i t e (PIN COMMIT RELEASE, LOW) ;
// Clear Release P r o h i b i t e d f l a g to i n d i c a t e i n t e r l o c k
// IS a s s e r t e d
bRe leaseProh ib i t ed = f a l s e ;
UpdateI2CMsg ( ) ;
}
bool I n t e r f a c e : : I s R e l e a s eP r o h i b i t e d ( void ) const
{
return bRe leaseProh ib i t ed ;
}
void I n t e r f a c e : : Proh ib i tRe l ea s e ( void )
{
// Clear Act ive Low Commit To Release I n t e r l o c k Output
d i g i t a l W r i t e (PIN COMMIT RELEASE, HIGH) ;
// Set Release P r o h i b i t e d f l a g to i n d i c a t e i n t e r l o c k NOT
// a s s e r t e d
bRe leaseProh ib i t ed = true ;
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UpdateI2CMsg ( ) ;
}
void I n t e r f a c e : : UpdateWeightOffWheelsState (eWOFFW bWoffW)
{
eWOffWStatus = bWoffW ;
}
bool I n t e r f a c e : : IsWeightOffWheels ( void ) const
{
i f ( eWOffWStatus == WOFFW)
return t rue ;
else
return f a l s e ;
}
void I n t e r f a c e : : UpdateI2CMsg ( void )
{
// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG5) ;
g uI2CUpdate MsgTx . g nType5BoolValue1 = bHostInterLockPresent ;
// Transmit the Debug s t a t e
g uI2CUpdate MsgTx . g nType5BoolValue2 = bDebugMode ;
// Transmit the Commit To Release S t a t u s ( i n v e r t e d Release
// P r o h i b i t e d s t a t u s )
g uI2CUpdate MsgTx . g nType5BoolValue3 = ! bRe leaseProh ib i t ed ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG5, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG5) ;
}
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Listing H.10: The PinoutConfigSM header file.
/∗
∗ PinoutConfigSM . h
∗
∗ Created on : 7 Nov 2014





// D e f i n i t i o n o f Sensor Manager Pro Mini Pinout Assignments
// Rotor Lock Release
#define PIN ROTORLOCKPWM 6
// Channel A i s INT0
#define PIN CHANNEL A 2
// Channel B i s INT1
#define PIN CHANNEL B 3
// Externa l Power Enable
#define PIN POWERENB EXT 4
// I n t e r n a l Power Enable
#define PIN POWERENB INT 5
// Host I n t e r c o n n e c t wrap Output
#define PIN PKG INTERLOCK OUT 7
// Commit to Release
#define PIN COMMIT RELEASE 8
// Host I n t e r c o n n e c t wrap Input
#define PIN PKG INTERLOCK IN 11
// Debug Input
#define PIN PKG DEBUG 14
// Current Sensor Fau l t Input
#define PIN CURRENTSENSORFAULT 15
// Externa l Power S t a t e S t a t u s ONST1 Input
#define PIN PWRSTATUS EXT ONST1 16
// I n t e r n a l Power S t a t e S t a t u s ONST2 Input
#define PIN PWRSTATUS INT ONST2 17
// Current Sensor Value input analog
#define PIN VIOUTSENSE A7
// Vol tage Supply Sense input analog
#define PIN VOLTAGESENSE A6
#endif /∗ PINOUTCONFIGSM H ∗/
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Listing H.11: The Power header file.
/∗
∗ Power . h
∗
∗ Created on : 7 Nov 2014





#include <Arduino . h>
#include <s t d i n t . h>
#include ”QuadEncoder . h”
// Power C o n t r o l l e r i s Act ive Low
#define POWERON LOW
#define POWEROFF HIGH
// Constants d e f i n i n g Power Cmds f o r Externa l and I n t e r n a l sup p ly
// s e l e c t i o n
enum ePWRSUPPLY {PWRSOURCE EXT, PWRSOURCE INT, PWRSOURCE OFF} ;
c l a s s Power
{
pub l i c :
Power ( ) ;
void SetupCapacityAhValue ( u i n t 1 6 t nValue ) ;
void UpdateInstantCurrent ( void ) ;
void UpdateInstantVoltage ( void ) ;
bool SwitchPowerSupply (ePWRSUPPLY eRequestedSupply ) ;
u i n t 1 6 t ReadCapacityRemain ( void ) const ;
u i n t 1 6 t ReadInstantVoltage ( void ) const ;
bool ReadSupplyOutputState (ePWRSUPPLY eSupply ) const ;
ePWRSUPPLY ReadCommandedSupply ( void ) const ;
ePWRSUPPLY ReadRecordedSupply ( void ) const ;
bool ReadSensorFAULT( void ) const ;
v i r t u a l ˜Power ( ){}
p r i v a t e :
// I n i t i a l Current Rating
u i n t 1 6 t nSetupCapacityAhRating ;
// Power S t a t i s t i c s
u i n t 1 6 t nRemainingAhCapacity ;
u i n t 1 6 t nInstantCurrent ;
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u i n t 1 6 t nInstantVol tage ;
u i n t 3 2 t tPrevTimeSense ;
// Next two v a r i a b l e s r e l a t e to Power Source
// enumerated v a r i a b l e c o n t e n t s
ePWRSUPPLY ePowerCommand ;
// ePowerSource r e f l e c t s a c t u a l Power Source
ePWRSUPPLY ePowerSource ;
// ACS711 Current Sensor Over Current Fau l t input
// b o o l bSensorFAULT ;
} ;
#endif /∗ POWER H ∗/
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Listing H.12: The Power source file.
/∗
∗ Power . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include <NilAnalog . h>
#include ”Power . h”
#include ”PinoutConfigSM . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// Power Constructor
Power : : Power ( )
{
nSetupCapacityAhRating = 0 ;
// Power S t a t i s t i c s
nRemainingAhCapacity = 0 ;
nInstantVol tage = 0 ;
// Do not care about response j u s t r e q u e s t i n t e r n a l power sup p ly on
SwitchPowerSupply (PWRSOURCE INT) ;
}
void Power : : SetupCapacityAhValue ( u i n t 1 6 t nValue )
{
nSetupCapacityAhRating = nValue ;
}
void Power : : UpdateInstantCurrent ( void )
{
// This i s coded to match the c a l l i n g t iming o f 1Hz
// This f u n c t i o n a l i t y needs c o n s i d e r a b l e v e r i f i c a t i o n b e f o r e
// u t i l i s a t i o n
u i n t 3 2 t tCurrentSenseNow ;
u i n t 1 6 t nVIOUT;
// Determine time o f Sense
tCurrentSenseNow = micros ( ) ;
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// Wil l assume t h a t the sensed current i s the same f o r the
// preced ing d e l t a time per iod . Don ’ t need to average i t .
nVIOUT = ( u i n t 1 6 t ) nilAnalogRead ( ( char )PIN VIOUTSENSE ) ;
// Determine Amp usage
// us ing ACS 711 equat ion the mV / Amp c a l c u l a t i o n i s
// VIOUT = (0.11 ∗ i − ( Vcc /2)) ∗ Vcc ∗ 3.3V
// with Vcc at 5V
nInstantCurrent = (nVIOUT ∗ 0 .0726) − 0 . 2 7 5 ;
// t h i s i s miss ing the ∗ dt ∗ p o r t i o n o f c a l c u l a t i o n
// Now c a l c u l a t e Capacity Remaining
nRemainingAhCapacity = nRemainingAhCapacity − ( nInstantCurrent ∗
( tCurrentSenseNow − tPrevTimeSense ) ) >> 12 ;
tPrevTimeSense = tCurrentSenseNow ;
}
void Power : : UpdateInstantVoltage ( void )
{
nInstantVol tage = ( u i n t 1 6 t ) nilAnalogRead ( ( char )PIN VOLTAGESENSE) ;
}
bool Power : : SwitchPowerSupply (ePWRSUPPLY eRequestedSupply )
{
bool bSwitchSuccess ;
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
switch (ePowerCommand)
{
case PWRSOURCE EXT: // IF EXTERNAL Power Commanded
{
// Set the Externa l Power Enable output
d i g i t a l W r i t e (PIN POWERENB EXT, POWERON) ;
// Confirm r e q u e s t e d power source i s now on
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE EXT) ;
// I f Requested source i s s u p p l y i n g response shou ld be t r u e
// then turn o f f a l t e r n a t e
i f ( bSwitchSuccess )
{
// Turn o f f I n t e r n a l Power Supply
d i g i t a l W r i t e (PIN POWERENB INT, POWEROFF) ;
// Confirm I n t e r n a l Supply i s turned o f f
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE INT) ;
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// A l t e r n a t e sup p ly shou ld be o f f so response shou ld be
// f a l s e
i f ( ! bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
ePowerSource = ePowerCommand ;
bSwitchSuccess = true ;




bSwitchSuccess = f a l s e ;
// Debug l i n e





bSwitchSuccess = f a l s e ;
// Debug l i n e




case PWRSOURCE INT: // INTERNAL Power Commanded
{
// Output the I n t e r n a l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB INT, POWERON) ;
// Confirm r e q u e s t e d power source i s now on
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE INT) ;
// I f Requested source i s s u p p l y i n g response shou ld be t r u e
// then turn o f f a l t e r n a t e
i f ( bSwitchSuccess )
{
// Turn o f f Ex terna l Power Supply
d i g i t a l W r i t e (PIN POWERENB EXT, POWEROFF) ;
// Confirm Externa l Supply i s turned o f f
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE EXT) ;
// A l t e r n a t e sup p ly shou ld be o f f so response shou ld be
// f a l s e
i f ( ! bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
ePowerSource = ePowerCommand ;
bSwitchSuccess = true ;
// re turn t r u e ;




bSwitchSuccess = f a l s e ;
// Debug l i n e





bSwitchSuccess = f a l s e ;
// Debug l i n e






// Turn o f f Measured Supply
// Output the I n t e r n a l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB INT, POWEROFF) ;
// Output the Externa l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB EXT, POWEROFF) ;
// Confirm power sources are both now o f f
// Act ive LOW, so shou ld be HIGH input
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE OFF) ;
i f ( bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = PWRSOURCE OFF;





// Update the I2C Tx Message Buf fer wi th curren t Power S t a t e
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG3) ;
g uI2CUpdate MsgTx . g nType1EnumValue = ( u i n t 8 t ) ePowerSource ;
// Now save i n t o I2C Tx Message Common Area
g cI2C MsgTx−>putMessage (MSG3, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
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g cI2C MsgTx−>I2CValidateTxMsg (MSG3) ;
return bSwitchSuccess ;
}




u i n t 1 6 t Power : : ReadInstantVoltage ( void ) const
{
return nInstantVol tage ;
}
bool Power : : ReadSupplyOutputState (ePWRSUPPLY eSupply ) const
{
bool b D i g i t a l S t a t e = f a l s e ;




// Power i s ON when Act ive LOW output on ONST1
i f ( d i g i t a lRead (PIN PWRSTATUS EXT ONST1) == 0)





// Power i s ON when Act ive LOW output on ONST2
i f ( d i g i t a lRead (PIN PWRSTATUS INT ONST2) == 0)





// Power i s ON when Act ive LOW output e i t h e r ONST1 or ONST2
i f ( d i g i t a lRead (PIN PWRSTATUS EXT ONST1) == 0)
b D i g i t a l S t a t e = f a l s e ;
else i f ( d i g i t a lRead (PIN PWRSTATUS INT ONST2) == 0)
b D i g i t a l S t a t e = f a l s e ;
else
// Both are turned o f f so response s u c c e s s




return b D i g i t a l S t a t e ;
}
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bool Power : : ReadSensorFAULT( void ) const
{
// Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f ( ! d i g i t a lRead (PIN CURRENTSENSORFAULT) )
{
// Resu l t i s LOW so f a u l t e x i s t s , s e t response = t r u e




// Resu l t i s HIGH so NO f a u l t e x i s t s , s e t response = f a l s e
return f a l s e ;
}
}
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Listing H.13: The QuadEncoder header file.
/∗
∗ QuadEncoder . h
∗
∗ Created on : 28 Aug 2014




// Encoder Tsc per iod cons tant ( usec )
#define TSC PERIOD 98304 // c l o s e s t to 100msec us ing s c a l i n g 3 << 15
// Define Np d i v s o r 32 = >> 5 ( by number o f s h i f t r i g h t 2ˆ5)
//#d e f i n e NP 5
// Define Np d i v s o r 16 = >> 4 ( by number o f s h i f t r i g h t 2ˆ4)
#define NP 4
// Number o f Quadrature Decoder Buf fers , used f o r concurrent w c a l c s
// and i s r e x e c u t i o n
#define NUMDECBUF 2
// C i r c u l a r Buf fer S i z e f o r averag ing f i l t e r o f Quadrature Encoder
// Angular r a t e output
#define CIRCBUFSIZE 2
// Define the maximum durat ion o f the extended o b s e r v a t i o n window
// b e f o r e angu lar r a t e i s marked as zero rpm
#define MAXEXTOBSWIN 15 // which i s about 1 .5 seconds
// Maximum Quadrature Rotor output v e l o c i t y
#define MAXLIMIT OMEGA 10000




u i n t 1 6 t spare ;
u i n t 1 6 t n16DeltaN ;
} ;
u i n t 3 2 t n32DeltaN ;
} c UDelta ;
typedef struct
{
c UDelta u nDeltaN ;
u i n t 3 2 t DecoderISRTime ;
u i n t 3 2 t nDeltaThm1 = 0 ;
} DecoderBuffer ;
typedef union
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{
struct {
u i n t 1 6 t spare ;
u i n t 1 6 t n16SumTscacc ;
} ;
u i n t 3 2 t n32SumTscacc ;
} c UTscacc ;
// Quadrature Decoder Tsc , acc g l o b a l count v a r i a b l e
stat ic u i n t 1 6 t g nTscTick = 0 ;
// 2 element Quadrature Decoder Timer Buf fer d e c l a r a t i o n
stat ic DecoderBuffer g DecBuf [NUMDECBUF] ;
// Index i n t o above b u f f e r i n i t i a l i s e d to 0
stat ic u i n t 8 t g nBuf fer Indx = 0 ;
// C i r c u l a r b u f f e r f o r Omega average
// s t a t i c u i n t 1 6 t g nOmegaCirBuf [CIRCBUFSIZE ] ;
// C i r c u l a r Buf fer index
stat ic u i n t 8 t g nOCirIndx = 0 ;
#endif /∗ QUADENCODER H ∗/
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Listing H.14: The BIT source file.
/∗
∗ BIT . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ”BIT . h”
#include ”Commander . h”
#include ”PinoutConfigSM . h”
extern Commander∗ pcCmdr ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// BIT Constructor
BIT : : BIT ( )
{
nBITCondition = 0 ;
// I n i t i a l i s e Allow BIT Checking
bBITCheckAuthFlag = true ;
}
void BIT : : BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition )
{
// the f l a g to be s h i f t e d i n t o BIT Flag p o s i t i o n
u i n t 1 6 t nFlag = 1 ;
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (”BIT Pos ” ) ;
// S e r i a l . p r i n t ( nBITFlagPosit ion ) ;
// S e r i a l . p r i n t (” bCondit ion ” ) ;
// S e r i a l . p r i n t l n ( bCondit ion ) ;
// Asser t t h a t nBITFlagPosit ion < 16 p o s i t i o n s
i f ( nBITFlagPosit ion > 15)
{
BITFlagUpdate (BIT FLAG OVRFLW, true ) ;
//pcCmdr−>S e t S t a t e (BITFAIL ) ;
return ;
}
// S h i f t and Set or c l e a r the BIT Flag p o s i t i o n
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i f ( bCondition )
{
// The update i s to record a BIT FAIL
// Need to s h i f t and OR Mask i n t o p l a c e
nBITCondition |= ( nFlag << nBITFlagPosit ion ) ;
// Set S t a t e to BITFAIL




// The update i s to record a BIT PASS
// need to s h i f t , I n v e r t and AND Mask i n t o p l a c e
nBITCondition &= (˜( nFlag << nBITFlagPosit ion ) ) ;
// Check i f a l l BIT Flag p o s i t i o n s are f a l s e
i f ( ! ( nBITCondition & 0XFFFF) )
{
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (” A l l BIT c l e a r ” ) ;
// Now check i f the system i s a l r e a d y in BITFAIL S t a t e
// I f so then t h i s a l l o w s the system to t r a n s i t i o n out
// o f BITFAIL
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{




// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG4) ;
g uI2CUpdate MsgTx . g nType3UIntValue = nBITCondition ;
// DEBUG p r i n t s ta tements
// Uncomment i f r e q u i r e d
// S e r i a l . p r i n t (” nBITCondition ” ) ;
// S e r i a l . p r i n t l n ( g uI2CUpdate MsgTx . g nType3UIntValue ) ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG4, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG4) ;
}
u i n t 1 6 t BIT : : ReadBITFlags ( ) const
{
return nBITCondition ;
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}




void BIT : : ModifyBITCheckFlag ( bool bFlag )
{
bBITCheckAuthFlag = bFlag ;
}
bool BIT : : BITCheck ( void )
{
// Execute BIT
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{
// Un−Asser t the Commit To Release I n t e r l o c k
pcCmdr−>Proh ib i tRe l ea s e ( ) ;
// Switch to Externa l power source
i f (pcCmdr−>SwitchPowerSupply (PWRSOURCE EXT) )
{
// Clear the Externa l Power Trans i t ion BITFail Flag
BITFlagUpdate (SUPPLY EXT, f a l s e ) ;
}
// IF the power su pp ly s w i t c h f a i l s BIT w i l l handle s e t t i n g
// the b i t f l a g and a l r e a d y w i t h i n BITFAIL s t a t e so no need
// to change S t a t e . I f the s w i t c h i s s u c c e s s f u l and t h a t
// c l e a r e d the on ly b i t Flag then BIT w i l l t r a n s i t i o n
// s t a t e to INITIALISE
// Detach the I n t e r r u p t s , necessary i f t r a n s i t i n g to BITFAIL
// po s t ReadyRelease 10Hz Task
detachInte r rupt ( 0 ) ;
// d e t a c h I n t e r r u p t ( 1 ) ;
}
// Do oth er BIT checks
// Check t h a t the Current Sensor has not s e t the Over Current
// FAULT f l a g . Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f (pcCmdr−>ReadSensorFAULT ( ) )
{
S e r i a l . p r i n t l n ( ”CFAULT” ) ;
// Faul t e x i s t s so s e t the Current Fau l t BIT f l a g
BITFlagUpdate (CURRENT FAULT, true ) ;




// No problem here so c l e a r the Power BIT f l a g
BITFlagUpdate (CURRENT FAULT, f a l s e ) ;
}
// Now check t h a t the power sup p ly o u t p u t s are as expec ted
// Check i f I n t e r n a l power su pp ly i s turned on
i f (pcCmdr−>ReadSupplyOutputState (PWRSOURCE INT) )
{
// Yes i t i s so Confirm the Externa l i s turned o f f
i f ( ! pcCmdr−>ReadSupplyOutputState (PWRSOURCE EXT) )
{
// I t i s not on so Clear the Externa l power BIT f l a g




S e r i a l . p r i n t l n ( ”PWREXT FAULT” ) ;
// I t i s on so ( somehow a dua l power su pp l y c o n d i t i o n )
// s e t the Externa l power BIT f l a g
BITFlagUpdate (SUPPLY EXT, true ) ;
}
}
// e l s e t h a t means Externa l must be turned on o t h e r w i s e t h e r e
// shou ld be no su pp l y and t h i s can ’ t be happening
// Confirm the recorded power sup p ly = commanded power sup p ly
i f (pcCmdr−>ReadRecordedSupply ( ) != pcCmdr−>ReadCommandedSupply ( ) )
{
S e r i a l . p r i n t l n ( ”PWR RECORD DIFF” ) ;
// They don ’ t e q u a l so s e t the Power BIT f l a g




// Clear the Supply Not as Commanded BIT f l a g
BITFlagUpdate (SUPPLYNOTCMD, f a l s e ) ;
}
// How to recover from FIFO Overf low and o t h e r s
// I f any BIT f l a g s e t change s t a t e to BITFAIL
i f ( nBITFaultFlags )
{
// Change SensorManager s t a t e to BITFAIL
pcManagerState−>SetState (BITFAIL ) ;
}
}
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The function ServoTimer2.h is included to show how to include C source code. Again,
you might need an explanation of what it does and how it does it here.
Listing H.15: The ServoTimer2 header file.
/∗
ServoTimer2 . h − I n t e r r u p t dr i ven Servo l i b r a r y f o r Arduino us ing
Timer2− Version 0.1
Copyright ( c ) 2008 Michael Margo l i s . A l l r i g h t r e s e r v e d .
Modi f ied by Ian Saxby to work wi th NilRTOS
This l i b r a r y i s f r e e s o f t w a r e ; you can r e d i s t r i b u t e i t and/ or
modify i t under the terms o f the GNU Lesser General P u b l i c
License as p u b l i s h e d by the Free Sof tware Foundation ; e i t h e r
v e r s i o n 2.1 o f the License , or ( at your opt ion ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in the hope t h a t i t w i l l be u s e f u l ,
but WITHOUT ANY WARRANTY; wi thout even the i m p l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General P u b l i c License f o r more d e t a i l s .
You shou ld have r e c e i v e d a copy o f the GNU Lesser General P u b l i c
License a long wi th t h i s l i b r a r y ; i f not , w r i t e to the Free Sof tware




This l i b r a r y uses Timer2 to d r i v e up to (8) now 4 s e r v o s us ing
i n t e r r u p t s so no r e f r e s h a c t i v i t y i s r e q u i r e d from w i t h i n the s k e t c h .
The usage and method naming i s s i m i l a r to the Arduino s o f t w a r e servo
l i b r a r y
h t t p ://www. arduino . cc / playground /ComponentLib/ Servo
e x c e p t t h a t p u l s e wid ths can be in microseconds or d egre es .
w r i t e ( ) t r e a t s parameters o f 180 or l e s s as degrees , o t h e r w i s e v a l u e s
are m i l l i s e c o n d s .
A servo i s a c t i v a t e d by c r e a t i n g an i n s t a n c e o f the Servo c l a s s p a s s i n g
the d e s i r e d pin to the a t t a c h ( ) method . The servo i s p u l s e d in the
background to the v a l u e most r e c e n t l y w r i t t e n us ing the w r i t e ( ) method
Note t h a t analogWrite o f PWM on pins 3 and 11 i s d i s a b l e d when the f i r s t
servo i s a t t a c h e d
The methods are :
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ServoTimer2 − Class f o r manipu la t ing servo motors connected to Arduino
p ins .
a t t a c h ( pin ) − Attaches a servo motor to an i /o pin .
a t t a c h ( pin , min , max) − Attaches to a pin s e t t i n g min and max v a l u e s in
microseconds
d e f a u l t min i s 544 , max i s 2400
w r i t e ( ) − Se t s the servo p u l s e width in microseconds .
read ( ) − Gets the l a s t w r i t t e n servo p u l s e width in microseconds .
a t t a c h e d () − Returns t r u e i f t h e r e i s a servo a t t a c h e d .
detach () − Stops an a t t a c h e d s e r v o s from p u l s i n g i t s i /o pin .
The l i b r a r y t a k e s about 824 b y t e s o f program memory and 32+(2∗ s e r v o s )
b y t e s o f SRAM.
The p u l s e width t iming i s accura te to w i t h i n 1%
∗/
// ensure t h i s l i b r a r y d e s c r i p t i o n i s on ly i n c l u d e d once
#ifndef ServoTimer2 h
#define ServoTimer2 h
#include <Arduino . h>
#include <i n t t y p e s . h>
// the s h o r t e s t p u l s e s en t to a servo
#define MIN PULSE WIDTH 750
// the l o n g e s t p u l s e s en t to a servo
#define MAX PULSE WIDTH 2250
// d e f a u l t p u l s e width when servo i s a t t a c h e d
#define DEFAULT PULSE WIDTH 1500
// the maximum number o f channels , don ’ t change t h i s
#define NBR CHANNELS 4
// frame sync d e l a y i s the f i r s t en try in the channel array
#define FRAME SYNC INDEX 0
// t o t a l frame durat ion in microseconds
#define FRAME SYNC PERIOD 20000
// number o f i t e r a t i o n s o f the ISR to g e t the d e s i r e d frame r a t e
#define FRAME SYNC DELAY ( (FRAME SYNC PERIOD − ( \
NBR CHANNELS ∗ DEFAULT PULSE WIDTH))/ 128)
// number o f microseconds o f c a l c u l a t i o n overhead to be
// s u b t r a c t e d from p u l s e t imings
#define DELAY ADJUST 8
// Tradeof f o f h i g h e r speed v i c e h i g h e r use o f memory
typedef struct {
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// a pin number from 0 to 31
u i n t 8 t nbr ;
// f a l s e i f t h i s channel not enabled , pin only p u l s e d i f t r u e
bool i s A c t i v e ;
} ServoPin t ;
typedef struct {
ServoPin t Pin ;
u i n t 8 t counter ;
u i n t 8 t remainder ;
int nPulseWidthMin ;
int nPulseWidthMax ;
} s e r v o t ;
c l a s s ServoTimer2
{
pub l i c :
// c o n s t r u c t o r :
ServoTimer2 ( ) ;
// a t t a c h the g iven pin to the next f r e e channel , s e t s pinMode ,
// r e t u r n s channel number or 0 i f f a i l u r e
u i n t 8 t attach ( int ) ;
// the a t t a c h e d servo i s p u l s e d wi th the curren t p u l s e width value ,
// ( see the w r i t e method )
// as above but a l s o s e t s min and max v a l u e s f o r w r i t e s .
u i n t 8 t attach ( int , int , int ) ;
void detach ( ) ;
// s t o r e the p u l s e width in microseconds ( between MIN PULSE WIDTH
// and MAX PULSE WIDTH) f o r t h i s channel
void wr i t e ( int ) ;
// r e t u r n s curren t p u l s e width in microseconds f o r t h i s servo
int read ( ) ;
// re turn t r u e i f t h i s servo i s a t t a c h e d
bool attached ( ) ;
p r i v a t e :
// index i n t o the channel data f o r t h i s servo
u i n t 8 t chanIndex ;
} ;
#endif
H.18 The ServoTimer2.cpp Code 155
H.18 The ServoTimer2.cpp Code
Listing H.16: The ServoTimer2 source file.
/∗
ServoTimer2 . cpp − Modif ied by Ian Saxby f o r use wi th NilRTOS
I n t e r r u p t dr i ven Servo l i b r a r y f o r Arduino us ing Timer2− Version 0.1
Copyright ( c ) 2008 Michael Margo l i s . A l l r i g h t r e s e r v e d .
This l i b r a r y i s f r e e s o f t w a r e ; you can r e d i s t r i b u t e i t and/ or
modify i t under the terms o f the GNU Lesser General P u b l i c
License as p u b l i s h e d by the Free Sof tware Foundation ; e i t h e r
v e r s i o n 2.1 o f the License , or ( at your opt ion ) any l a t e r v e r s i o n .
This l i b r a r y i s d i s t r i b u t e d in the hope t h a t i t w i l l be u s e f u l ,
but WITHOUT ANY WARRANTY; wi thout even the i m p l i e d warranty o f
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General P u b l i c License f o r more d e t a i l s .
You shou ld have r e c e i v e d a copy o f the GNU Lesser General P u b l i c
License a long wi th t h i s l i b r a r y ; i f not , w r i t e to the Free Sof tware
Foundation , Inc . , 51 Frank l in St , F i f t h Floor , Boston , MA 02110−1301
USA
∗/
#include <Arduino . h>
#include ”ServoTimer2 . h”
stat ic void i n i t ISR ( ) ;
// s t a t i c vo id writeChan ( u i n t 8 t chan , i n t p u l s e w i d t h ) ;
// s t a t i c array h o l d i n g servo data f o r a l l channe l s
stat ic s e r v o t s e rvo s [NBR CHANNELS+1] ;
// counter h o l d i n g the channel be ing p u l s e d
stat ic volat i le u i n t 8 t Channel ;
// i t e r a t i o n counter used in the i n t e r r u p t r o u t i n e s ;
stat ic volat i le u i n t 8 t ISRCount ;
// counter h o l d i n g the number o f a t t a c h e d channe l s
u i n t 8 t ChannelCount = 0 ;
// f l a g to i n d i c a t e i f the ISR has been i n i t i a l i s e d
stat ic bool i s S t a r t e d = f a l s e ;
ISR (TIMER2 OVF vect )
{
// increment the o v e r l f l o w counter
++ISRCount ;
// are we on the f i n a l i t e r a t i o n f o r t h i s channel
i f ( ISRCount == se rvo s [ Channel ] . counter )
{
// yes , s e t count f o r o v e r f l o w a f t e r remainder t i c k s
TCNT2 = se rvo s [ Channel ] . remainder ;
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}
else i f ( ISRCount > s e rvo s [ Channel ] . counter )
{
// we have f i n i s h e d t iming the channel so p u l s e i t low and
//move on
i f ( s e rvo s [ Channel ] . Pin . i s A c t i v e )
{
// check i f a c t i v a t e d
// p u l s e t h i s channel low i f a c t i v e
d i g i t a l W r i t e ( s e rvo s [ Channel ] . Pin . nbr ,LOW) ;
}
Channel++; // increment to the next channel
ISRCount = 0 ; // r e s e t the i s r i t e r a t i o n counter
TCNT2 = 0 ; // r e s e t the c l o c k counter r e g i s t e r
i f ( ( Channel != FRAME SYNC INDEX) && ( Channel <= NBR CHANNELS) )
{
// check i f we need to p u l s e t h i s channel
i f ( s e rvo s [ Channel ] . Pin . i s A c t i v e )
{
// check i f a c t i v a t e d
// i t s an a c t i v e channel so p u l s e i t h igh





i f ( Channel > NBR CHANNELS)
{
// a l l done so s t a r t over





ServoTimer2 : : ServoTimer2 ( )
{
i f ( ChannelCount < NBR CHANNELS)
{
// a s s i g n a channel number to t h i s i n s t a n c e




// too many channels , a s s i g n i n g 0 i n h i b i t s t h i s i n s t a n c e from
// f u n c t i o n i n g
// todo
th i s−>chanIndex = 0 ;
}
}
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u i n t 8 t ServoTimer2 : : attach ( int pinNo )
{
return th i s−>attach ( pinNo , MIN PULSE WIDTH, MAX PULSE WIDTH) ;
}
u i n t 8 t ServoTimer2 : : attach ( int pinNo , int nSetPulseWidthMin ,
int nSetPulseWidthMax )
{
i f ( ! i s S t a r t e d )
{
i n i t ISR ( ) ;
}
i f ( th i s−>chanIndex > 0)
{
// debug (” a t t a c h i n g chan = ” , chanIndex ) ;
// s e t servo pin to output
pinMode ( pinNo , OUTPUT) ;
s e rvo s [ th i s−>chanIndex ] . Pin . nbr = pinNo ;
s e rvo s [ th i s−>chanIndex ] . Pin . i s A c t i v e = true ;
s e rvo s [ th i s−>chanIndex ] . nPulseWidthMin = nSetPulseWidthMin ;
s e rvo s [ th i s−>chanIndex ] . nPulseWidthMax = nSetPulseWidthMax ;
}
return th i s−>chanIndex ;
}
void ServoTimer2 : : detach ( )
{
s e rvo s [ th i s−>chanIndex ] . Pin . i s A c t i v e = f a l s e ;
}
void ServoTimer2 : : wr i t e ( int pulsewidth )
{
i f ( pulsewidth < ( s e rvo s [ th i s−>chanIndex ] . nPulseWidthMin ) )
{




i f ( pulsewidth > ( s e rvo s [ th i s−>chanIndex ] . nPulseWidthMax ) )
{
pulsewidth = se rvo s [ th i s−>chanIndex ] . nPulseWidthMax ;
}
}
// s u b t r a c t the time i t t a k e s to pro ces s the s t a r t and end p u l s e s
// ( most ly from d i g i t a l W r i t e )
pulsewidth −=DELAY ADJUST;
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s e rvo s [ th i s−>chanIndex ] . counter = pulsewidth >> 7 ;
// the number o f 0 .5 us t i c k s f o r t imer o v e r f l o w
s e rvo s [ th i s−>chanIndex ] . remainder = 255 − ( ( pulsewidth −
( s e rvo s [ th i s−>chanIndex ] . counter << 7) ) << 1 ) ;
}
int ServoTimer2 : : read ( )
{
unsigned int pulsewidth ;
i f ( th i s−>chanIndex > 0)
{
pulsewidth = ( s e rvo s [ th i s−>chanIndex ] . counter << 7) +









bool ServoTimer2 : : attached ( )
{
return s e rvo s [ th i s−>chanIndex ] . Pin . i s A c t i v e ;
}
stat ic void i n i t ISR ( )
{
int pulsewidth ;
for ( u i n t 8 t i =1; i <= NBR CHANNELS; i++)
{
// channe l s s t a r t from 1
// s u b t r a c t the time i t t a k e s to pro ces s the s t a r t and end
// p u l s e s ( most ly from d i g i t a l W r i t e )
pulsewidth = DEFAULT PULSE WIDTH − DELAY ADJUST;
s e rvo s [ i ] . counter = pulsewidth >> 7 ;
// the number o f 0 .5 us t i c k s f o r t imer o v e r f l o w
s e rvo s [ i ] . remainder = 255 − ( ( pulsewidth −
( s e rvo s [ i ] . counter << 7) ) << 1 ) ;
}
// s t o r e the frame sync per iod
s e rvo s [FRAME SYNC INDEX ] . counter = FRAME SYNC DELAY;
Channel = 0 ; // c l e a r the channel index
ISRCount = 0 ; // c l e a r the v a l u e o f the ISR counter ;
/∗ se tup f o r t imer 2 ∗/
// d i s a b l e i n t e r r u p t s
TIMSK2 = 0 ;
// normal count ing mode
TCCR2A = 0 ;
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// s e t p r e s c a l e r o f 8
TCCR2B = BV(CS21 ) ;
// c l e a r the t imer2 count
TCNT2 = 0 ;
// c l e a r pending i n t e r r u p t s ;
TIFR2 = BV(TOV2) ;
// ena b l e the o v e r f l o w i n t e r r u p t
TIMSK2 = BV(TOIE2) ;
// f l a g to i n d i c a t e t h i s i n i t i a l i s a t i o n code has been executed
i s S t a r t e d = true ;
}
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The function StateMachine.h is included to show how to include C source code. Again,
you might need an explanation of what it does and how it does it here.
Listing H.17: The StateMachine header file.
/∗
∗ StateMachine . h
∗
∗ Created on : 2 Nov 2014




//#i n c l u d e ” I2CBuffer . h”
#define NUMSTATES 9









c l a s s StateMachine
{
pub l i c :
// Constructor
StateMachine ( ) ;
eSTATE Ret r i eveSta t e ( void ) const ;
void SetState (eSTATE eNewState ) ;
v i r t u a l ˜ StateMachine ( ){}
p r i v a t e :
eSTATE eCurrentState ;
// Adjacency L i s t f o r Sensor Manager
u i n t 1 6 t abStateAdj [NUMSTATES] ;
// Setup a b u f f e r f o r s t o r i n g I2C Tx data f o r
// s t o r i n g I2C S lave Transmission Message Buf fer
// I2CMsgTx uI2CUpdate MsgTx ;
} ;
H.19 The StateMachine.h Code 161
#endif /∗ STATEMACHINE H ∗/
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Listing H.18: The StateMachine source file.
/∗
∗ StateMachine . cpp
∗
∗ Created on : 2 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ” StateMachine . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
extern BIT∗ pcBIT ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
StateMachine : : StateMachine ( )
{
// I n i t i a l i s e the Adjacency L i s t f o r the Sensor Manager S t a t e
// Machine NUMSTATES long
// b i t 0 = V0, b i t 8 = V8
// (V0) INITIALISE (V1)PREPARED (V2)BITFAIL
// (V3)POWERDOWN (V4)ABORT (V5)READYRELEASE
// (V6)READYCONFIRM(V7)SEPARATION(V8)DEPLOY
abStateAdj [ 0 ] = 2 ; // B000000010 − A(0) = {V1}
abStateAdj [ 1 ] = 36 ; // B000100100 − A(1) = {V2, V5}
abStateAdj [ 2 ] = 5 ; // B000000101 − A(2) = {V0, V2}
abStateAdj [ 3 ] = 0 ; // B000000000 − A(3) = {}
abStateAdj [ 4 ] = 6 ; // B000000110 − A(4) = {V1, V2}
abStateAdj [ 5 ] = 84 ; // B001010100 − A(5) = {V2, V4, V6}
abStateAdj [ 6 ] = 180 ; // B010110100 − A(6) = {V2, V4, V5}
abStateAdj [ 7 ] = 264 ; // B100001000 − A(7) = {V3, V8}
abStateAdj [ 8 ] = 8 ; // B000001000 − A(8) = {V3}
// Set I n i t i a l S t a t e to
eCurrentState = INITIALISE ;
}




void StateMachine : : Se tState (eSTATE eNewState )
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{
u i n t 8 t nAdjacencyListPos ;
// V a l i d a t e the r e q u e s t e d S t a t e Change b e f o r e so doing
// S h i f t the current s t a t e adjacency v a l u e to the r i g h t
// Checking i f new s t a t e i s a v a l i d t r a n s i t i o n
nAdjacencyListPos = abStateAdj [ eCurrentState ] >> eNewState ;
// Mask o f f the LSB to o b t a i n boo lean answer
// Only change i f new s t a t e i s i n c l u d e d in l i s t
i f ( ( nAdjacencyListPos & 1) )
{
// Using the r e s u l t o f adjacency rev iew ( S t a t e change
// a u t h o r i t y ) undertake the S t a t e Change i f so a u t h o r i s e d
eCurrentState = eNewState ;
// Clear the I n c o r r e c t S t a t e Trans i t ion at tempted BIT f l a g
pcBIT−>BITFlagUpdate (INVALID STATE CHG, f a l s e ) ;




// Else i n c o r r e c t r e q u e s t e d S t a t e Trans i t ion
// Therefore s e t BITFail e r r or
// Set the I n c o r r e c t S t a t e Trans i t ion at tempted BIT f l a g
pcBIT−>BITFlagUpdate (INVALID STATE CHG, true ) ;
}
// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG0) ;
g uI2CUpdate MsgTx . g nType4EnumValue = eCurrentState ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG0, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG0) ;
}
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Listing H.19: The main Host Release Controller Sketch.
/∗
∗ H o s t R e l e a s e C o n t r o l l e r . ino
∗
∗ Created on : 1 Oct 2014
∗ Author : Ian Saxby
∗/
#include <Arduino . h>
//#i n c l u d e <Wire . h> //I2C l i b r a r y
#include <NilRTOS . h>
#include <Dig i ta l IO . h>
// Use t i n y u n b u f f e r e d NilRTOS N i l S e r i a l l i b r a r y .
#include <N i l S e r i a l . h>
// Macro to r e d e f i n e S e r i a l as N i l S e r i a l to save RAM.
// Remove d e f i n i t i o n to use s tandard Arduino S e r i a l .
#define S e r i a l N i l S e r i a l
#include <Wire . h>
#include <NilFIFO . h>
#include <NilAnalog . h>
#include <NilTimer1 . h>
#include ”ServoTimer2 . h”
#include ”PinoutConfigRC . h”
#include ” Equates . h”
#include ”Power . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
#include ” StateMachine . h”
#include ”Commander . h”
// FIFO of r e c e i v e d Command Messages
NilFIFO<I2CMsgRx , FIFO DEPTH>∗ pcFIFO ;
// i 2 c s e t t i n g s
#define SLAVE ADDRESS 0x33
// Task Tick Counter , i n i t i a l i s e d to 0 . Range 0 to 9
u i n t 8 t nTaskTick = 0 ;
// Declare g l o b a l p o i n t e r s to the v a r i o u s c o n t r o l l e r
// o b j e c t s These are i n s t a n t i a t e d during se tup
Commander∗ pcCmdr ;
BIT∗ pcBIT ;
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// I2C Buf fer Arrangements
// E s t a b l i s h a I2C Slave Transmission Message Buf fer
// Class p o i n t e r
I2CBuffer ∗g cI2C MsgTx ;
// Setup a b u f f e r f o r s t o r i n g I2C Tx data f o r t r a n s f e r r i n g to
// I2C S lave Transmission Message Buf fer
I2CMsgTx g uI2CUpdate MsgTx ;
// Setup a g l o b a l b u f f e r f o r i n i t i a l I2C r e c e i p t b e f o r e s t o r i n g
// in ICP FIFO
I2CMsgRx g uI2CTemp MsgRx ;
// Setup a g l o b a l b u f f e r f o r I2C d i s p a t c h f o r I2C to Transmit
// from
I2CMsgTx g uI2CTemp MsgTx ;
// d e c l a r e servoTimer2 o b j e c t p t r s to c o n t r o l the lock , Release




// Globa l we igh t o f f whee l s v a r i a b l e
u i n t 8 t g eWheelOffWheels ;
// Declare and i n i t i a l i z e a semaphore f o r l i m i t i n g a cces s to a
// reg ion .
SEMAPHORE DECL(cSem1Hz , 0 ) ;
SEMAPHORE DECL(cSem5Hz , 0 ) ;
SEMAPHORE DECL( cSem10Hz , 0 ) ;
//−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and
// i n t e r r u p t needs .
NIL WORKING AREA( waThread1 , 9 6 ) ;
// Declare thread f u n c t i o n f o r thread 1 .
NIL THREAD( Thread1 , arg )
{
n i lT imer1Star t (TSC PERIOD ) ;
while ( t rue )
{
// Execute 10Hz Commander r e l a t e d f u n c t i o n a l i t y
pcCmdr−>Task10Hz ( ) ;
// Increment the Task Tick counter
nTaskTick++;
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// Now determine i f s l ower Tasks r e q u i r e to be run in
// t h i s s l o t
switch ( nTaskTick )
{
case 4 : // every 10 th t i c k ( at time s l o t 4) = 1 Hz
{
// S i g n a l 1Hz Task to run
// Release the Semaphore but not Reschedule RTOS
// u n t i l end
n i lSemSigna l I (&cSem1Hz ) ;
break ;
}
case 2 : // every 5 th t i c k ( at time s l o t s 2 and 7) = 5 Hz
case 7 :
{
// S i g n a l 5Hz Task to run
// Release the Semaphore but not Reschedule RTOS
// u n t i l end
n i lSemSigna l I (&cSem5Hz ) ;
break ;
}
case 10 : // on the 10 th t i c k r e s e t TaskTick count to 0
{




// S leep so lower p r i o r i t y t h r e a d s can e x e c u t e .




// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and i n t e r r u p t
// needs .
NIL WORKING AREA( waThread3 , 9 6 ) ;
// Declare thread f u n c t i o n f o r thread 2 .
NIL THREAD( Thread3 , arg )
{
// 5 Hz Task
while (TRUE)
{
// Wait f o r n o t i f i c a t i o n to run t a s k
nilSemWaitTimeout(&cSem5Hz , TIME INFINITE ) ;
// Execute 5Hz Commander r e l a t e d f u n c t i o n a l i t y
pcCmdr−>Task5Hz ( ) ;




// Declare a s t a c k wi th 64 b y t e s beyond c o n t e x t s w i t c h and
// i n t e r r u p t needs .
NIL WORKING AREA( waThread4 , 9 6 ) ;
// Declare thread f u n c t i o n f o r thread 4 .
NIL THREAD( Thread4 , arg )
{
// ∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗∗




// Wait f o r n o t i f i c a t i o n to run t a s k
nilSemWaitTimeout(&cSem1Hz , TIME INFINITE ) ;
// Execute 1Hz Commander r e l a t e d f u n c t i o n a l i t y




∗ Threads s t a t i c t a b l e , one entry per thread . A thread ’ s p r i o r i t y
∗ i s determined by i t s p o s i t i o n in the t a b l e wi th h i g h e s t p r i o r i t y
∗ f i r s t .
∗
∗ These t h r e a d s s t a r t wi th a n u l l argument . A thread ’ s name i s a l s o
∗ n u l l to save RAM s i n c e the name i s c u r r e n t l y not used .
∗/
NIL THREADS TABLE BEGIN( )
NIL THREADS TABLE ENTRY(NULL, Thread1 , NULL, waThread1 , s izeof ( waThread1 ) )
NIL THREADS TABLE ENTRY(NULL, Thread3 , NULL, waThread3 , s izeof ( waThread3 ) )
NIL THREADS TABLE ENTRY(NULL, Thread4 , NULL, waThread4 , s izeof ( waThread4 ) )
NIL THREADS TABLE END( )
//−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
void P i n O u t I n i t i a l i s a t i o n ( void ) ;
void setup ( )
{
// I n s t a n t i a t e the I2C S lave Transmission Message B u f f e r s
g cI2C MsgTx = new I2CBuffer ( ) ;
pcLockServo = new ServoTimer2 ;
pcReleaseServo = new ServoTimer2 ;
pcUmStowServo = new ServoTimer2 ;
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// I n i t i a l i s e uC MiniPro Input Output Pin c o n f i g u r a t i o n
P i n O u t I n i t i a l i s a t i o n ( ) ;
pcFIFO = new NilFIFO<I2CMsgRx , FIFO DEPTH>;
// Setup S e r i a l Communication
S e r i a l . begin ( 9 6 0 0 ) ;
S e r i a l . p r i n t l n ( ”” ) ;
S e r i a l . p r i n t l n ( ” RESTART ” ) ;
// i n i t i a l i z e i 2 c as s l a v e
Wire . begin (SLAVE ADDRESS) ;
// d e f i n e c a l l b a c k s f o r i 2 c communication
Wire . onReceive ( rece iveData ) ;
Wire . onRequest ( sendData ) ;
// I n s t a n t i a t e the Commander
pcCmdr = new Commander ;
// s t a r t k e r n e l
n i lSysBeg in ( ) ;
}
//−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
// Loop i s the i d l e thread . The i d l e thread must not invoke any
// k e r n e l p r i m i t i v e a b l e to change i t s s t a t e to not runnab le .
void loop ( )
{
}
//I2C c a l l b a c k s
// c a l l b a c k f o r r e c e i v e d command
void rece iveData ( int byteCount )
{
int indx = 0 ;
u i n t 8 t nOverflow ;
I2CMsgRx∗ psFIFOSlot ;
while ( Wire . a v a i l a b l e ( ) )
{
// Ensure no Msg Received i s l o n g e r than l a r g e s t expec ted
i f ( indx > MAX MSG RX LENGTH)
{
// Create f a i l u r e c o n d i t i o n here
// Set the Receive Buf fer Overf low Attempted BIT f l a g
pcBIT−>BITFlagUpdate (RXBUFF OVRFLW, true ) ;
// Break out o f Receive p roc es s
break ;
}
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else
{
// i n i t i a l f a s t r e c e i p t o f I2C Command Data




i f ( ( indx > 0) && ( indx <= MAX MSG RX LENGTH) )
{
i f ( g uI2CTemp MsgRx . g nType1RxMsgNo == SETUP I2C SEND CMD)
{
// R e t r i e v e the r e q u e s t e d message in r e a d i n e s s f o r subsequent
// SendData ( ) a c t i v i t y
g cI2C MsgTx−>getTxMessage (\
( u i n t 8 t ) g uI2CTemp MsgRx . g nType1RxEnumValue ,




// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .




// Set the Receive Buf fer Overf low Attempted BIT f l a g





// c a l l b a c k f o r sending data v i a I2C
void sendData ( )
{
Wire . wr i t e ( g uI2CTemp MsgTx . g nTxAllData , /\
uI2CTemp MsgTx . nWdCount ) ;
}
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void P i n O u t I n i t i a l i s a t i o n ( )
{
// Externa l Power Enable Output Pin 4 , not c o n t r o l l e d
// o t her than s e t h igh
pinMode (PIN POWERENB EXT, OUTPUT) ;
// I n t e r n a l Power Enable Output Pin 5
pinMode (PIN POWERENB INT, OUTPUT) ;
// Attach the PWM servo c l a s s to the Lock / Unlock Actuator
pcLockServo−>attach (PIN LCK UNLK PWM) ;
// Attach the PWM servo c l a s s to the Release Actuator
pcReleaseServo−>attach (PIN REL ACTUATOR PWM) ;
// Attach the PWM servo c l a s s to the U m b i l i c a l Re trac t ion
// Actuator
pcUmStowServo−>attach (PIN CON RETRACT PWM) ;
// U m b i l i c a l stowage w i l l be s o r t e d by i n t e r n a l f u n c t i o n a l i t y
// cou ld be t h i s a l t e r n a t e i f range i s an i s s u e
// pcRotorServo−>a t t a c h (ROTORLOCKPWM, i n t min , i n t max ) ;
// I n i t i a l i s a t i o n f o r I n t e r l o c k and D i s c r e t e Input / Outputs
pinMode (PIN PKG INTERLOCK OUT, OUTPUT) ;
// Host connected i n t e r l o c k Pin Input , r e q u i r e s p u l l−up r e s i s t o r
// s e t t i n g
// Host d i sco nne c ted i s Act ive High and no c y c l e
pinMode (PIN PKG INTERLOCK IN, INPUT PULLUP) ;
// Act ive LOW
pinMode (PIN COMMIT RELEASE, INPUT PULLUP) ;
// Debug Pin Input , r e q u i r e s p u l l−up r e s i s t o r s e t t i n g
// Debug mode i s Act ive Low
pinMode (PIN PKG DEBUG, INPUT PULLUP) ;
// Load Push Button Input , needs debounce l o g i c
// Load i s a c t i v e LOW
pinMode (PIN LOAD PKG, INPUT PULLUP) ;
// Current Sensor Fau l t Input Pin , c i r c u i t has p u l l−up r e s i s t o r
pinMode (PIN CURRENTSENSORFAULT, INPUT PULLUP) ;
// Externa l Power S t a t u s f l a g , LTC4353 has i n t e r n a l p u l l−up r e s i s t o r
pinMode (PIN PWRSTATUS EXT ONST1, INPUT PULLUP) ;
// I n t e r n a l l Power S t a t u s Flag , LTC4353 has i n t e r n a l p u l l−up r e s i s t o r
pinMode (PIN PWRSTATUS INT ONST2, INPUT PULLUP) ;
}
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Listing H.20: The Equates header file.
/∗
∗ Equates . h
∗
∗ Created on : 14 Nov 2014





// Actuator PWM in usec
#define POS LOCK 700
#define POS UNLOCK 1800
#define POS CLOSE 700
#define POS OPEN 1800
#define POS STOW 700
#define POS EXTEND 1800
#define SERVO DELAY 1600
enum ePKGSTATE
{
P INITIALISE , P TRANSREADY, P INTRANSFER, P TASKED, P BITFAIL ,






PSM INITIALISE , PSM PREPARED, PSM BITFAIL , PSMPOWERDOWN,





// H INITIALISE , H HRCREADY, H PKGCONNECTED, H TRANSREADY,
// H INTRANSFER, H TASKED, H BITFAIL , H ERROR, H ABORT, H READYCONFIRM,




// HRC INITIALISE , HRC PKGCHECK, HRC LOAD, HRC BITFAIL,
// HRC PKGPOWEROFF,HRC PKGPOWERON, HRC ABORT, HRC READYRELEASE,
// HRC RELEASECONSENT,HRC RELEASE, HRC GONE, HRC HUNG,
// HRC NOREQUESTEDSTATE
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// } ;
#define NUMSTATES 12 // count does not i n c l u d e NOREQUESTEDSTATE
enum eSTATE {INITIALISE , PKGCHECK, LOAD, BITFAIL , PKGPOWEROFF,
PKGPOWERON, ABORT, READYRELEASE,
RELEASECONSENT, RELEASE, GONE, HUNG, NOREQUESTEDSTATE} ;
#endif /∗ EQUATES H ∗/
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Listing H.21: The Commander header file.
/∗
∗ Commander . h
∗
∗ Created on : 3 Sep 2014




#include <Arduino . h>
#include <s t d i n t . h>
#include ” I2CBuffer . h”
#include ” StateMachine . h”
#include ”Power . h”
#include ” I n t e r f a c e . h”
c l a s s Commander : pub l i c StateMachine , pub l i c Power , pub l i c I n t e r f a c e
{
pub l i c :
Commander ( ) ;
void Task10Hz ( void ) ;
void Task5Hz ( void ) ;
void Task1Hz ( void ) ;
void ExecuteCmd (I2CMsgRx∗ sTempRxMsgBuffer ) ;
v i r t u a l ˜Commander ( ){}
p r i v a t e :
eSTATE ePrev iousState ;
I2CMsgRx sTempRxMsgBuffer ;
} ;
#endif /∗ COMMANDER H ∗/
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Listing H.22: The Commander source file.
/∗
∗ Commander . cpp
∗
∗ Created on : 3 Sep 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include <NilRTOS . h>
#include <NilFIFO . h>
#include <N i l S e r i a l . h>
#include <u t i l / atomic . h>
#include ”ServoTimer2 . h”
#include ”Commander . h”
#include ”PinoutConfigRC . h”
#include ” StateMachine . h”
#include ”BIT . h”
#include ” I n t e r f a c e . h”
#include ” I2CBuffer . h”
extern BIT∗ pcBIT ;
extern NilFIFO<I2CMsgRx , FIFO DEPTH>∗ pcFIFO ;
// f o r DEBUG purposes
extern I2CMsgRx g uI2CTemp MsgRx ;
// Commander Constructor
Commander : : Commander ( )
{
// I n s t a n t i a t e the BIT Object
pcBIT = new BIT ;
// Turn o f f Package output power supp ly
i f ( ! SwitchPowerSupply (PWRSOURCE OFF) )
pcBIT−>BITFlagUpdate (SUPPLY OFF, t rue ) ;
// Setup the Package Connected I n t e r l o c k wrap around ,
// LOW output
OutputPkgInter lockSigna l ( ) ;
}
void Commander : : Task10Hz ( void )
{
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// I n t e r n a l counter f o r Abort phase
stat ic u i n t 8 t nExtPowerDelay = 0 ;
stat ic u i n t 8 t nHungCountDown ;




// Check i f Commit to Release has been removed by Package
i f ( I s R e l e a s eP r o h i b i t e d ( ) | |
I sPackageInState (P READYCONFIRM) )
{
// Return to READYRELEASE
SetState (READYRELEASE) ;
}
i f ( ePrev iousState != RELEASECONSENT)
{
ePrev iousState = RELEASECONSENT;
// Unlock the Release Actuator
ActuatorLock UnlockCmd ( f a l s e ) ;
}
nHungCountDown = 20 ;
// Confirm the s t o r e remains a t t a c h e d
i f ( ! I sPkg In t e r l o ckPre s en t ( ) )
{
// Package has gone so s e t GONE c o n d i t i o n
SetState (GONE) ;
// N o t i f y e rro r through BIT
pcBIT−>BITFlagUpdate (PACKAGE INTERLOCK GONE, true ) ;
}
// Check f o r FMU command s t a t e change
// May r e c e i v e FMU Cmd to Release





i f ( ePrev iousState != RELEASE)
{
ePrev iousState = RELEASE;
// Open the hook
ActuatorHookOpen CloseCmd ( true ) ;
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}
// Stop BIT Checking
pcBIT−>ModifyBITCheckFlag ( f a l s e ) ;
// Count down to check f o r HUNG c o n d i t i o n
nHungCountDown−−;
// Confirm the s t o r e remains a t t a c h e d
i f ( I sPkg In t e r l o ckPre s en t ( ) )
{
i f (nHungCountDown == 0)
{













// Lock the Release Actuator
ActuatorLock UnlockCmd ( true ) ;
// Re−su pp l y Externa l Power Supply to the Package
// ena b l e the ”INT” Supply having curren t s e n s i n g
// and turn o f f ”EXT” s upp l y
i f ( ! SwitchPowerSupply (PWRSOURCE INT) )
{
// Wait w i t h i n the ABORT S t a t e f o r a maximum of
// per iod
// b e f o r e commanded s upp l y power shou ld become a v a i l a b l e
i f ( nExtPowerDelay > MAXEXTSUPPLYWAIT)
{
// Timeout !
nExtPowerDelay = 0 ;
// F a i l u r e to t r a n s i t i o n to INT power so s e t BIT
// f a i l
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// Reset the Supply d e l a y s w i t c h over counter
nExtPowerDelay = 0 ;
// A s u c c e s s f u l s w i t c h to sup p ly Host power to Package
// was ach ieved









void Commander : : Task5Hz ( void )
{
I2CMsgRx∗ psTempRxMsgBuffer ;
stat ic bool bThispassLoadBtnState ;
stat ic bool bLastpassLoadBtnState = f a l s e ;
stat ic u i n t 8 t nDebounceCounter ;
stat ic bool bButtonDebounceUnderway = f a l s e ;
stat ic bool bButtonValid = f a l s e ;
// Check f o r FMU I2C msg w i t h i n FIFO
// Use TIME IMMEDIATE to prevent s l e e p i n g in t h i s thread .
psTempRxMsgBuffer = pcFIFO−>waitData (TIME IMMEDIATE) ;
// Act on any r e c e i v e d Message
i f ( psTempRxMsgBuffer )
{
// Yes , one i s a v a i l a b l e so f e t c h Message from the FIFO .
sTempRxMsgBuffer = ∗psTempRxMsgBuffer ;
// S i g n a l FIFO s l o t i s f r e e .
pcFIFO−>s i g n a l F r e e ( ) ;
// Act on the message
ExecuteCmd(&sTempRxMsgBuffer ) ;
}
// 5Hz S t a t e f u n c t i o n s




i f ( ePrev iousState != GONE)
{
ePrev iousState = GONE;
// Stow the U m b i l i c a l Connector
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// Confirm the s t o r e remains a t t a c h e d
i f ( ! I sPkg In t e r l o ckPre s en t ( ) )
{
// Package has gone so s e t GONE c o n d i t i o n
SetState (GONE) ;
}
i f ( ePrev iousState != HUNG)
{
ePrev iousState = HUNG;
// Close the hook
ActuatorHookOpen CloseCmd ( f a l s e ) ;
// Lock the Release Actuator






// Shutdown Host Power su pp ly output to Package
// d i s a b l e the ”INT” Supply having curren t s e n s i n g
SwitchPowerSupply (PWRSOURCE OFF) ;
// Confirm the s t o r e remains a t t a c h e d
i f ( ! I sPkg In t e r l o ckPre s en t ( ) )
{
// Package has gone so s e t GONE c o n d i t i o n
SetState (GONE) ;
// N o t i f y e rro r through BIT
pcBIT−>BITFlagUpdate (PACKAGE INTERLOCK GONE, true ) ;
break ; // No reason to cont inue wi th t h i s s t a t e
// f u n c t i o n a l i t y
}
// Check f o r FMU command s t a t e change
// May r e c e i v e ABORT CMD from FMU
CheckFMUCmdStateChange ( ) ;
// Check i f Commit to Release i s s e t and Package i s in
// READYRELEASE
i f ( IsCommitToReleasePresent ( ) &&
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I sPackageInState (P READYRELEASE) )
{
// Release consent has been e s t a b l i s h e d







// Allow the BIT Checks
pcBIT−>ModifyBITCheckFlag ( t rue ) ;
// Check the DEBUG i n t e r l o c k s t a t e
UpdateDebugInterLockState ( ) ;
i f ( ePrev iousState != INITIALISE )
{
ePrev iousState = INITIALISE ;
// Unlock Hook Actuator
ActuatorLock UnlockCmd ( f a l s e ) ;
// Close the hook
ActuatorHookOpen CloseCmd ( f a l s e ) ;
// Lock the Hook Actuator
ActuatorLock UnlockCmd ( true ) ;
}






// Close the Release Hook
i f ( ePrev iousState != PKGCHECK)
{
ePrev iousState = PKGCHECK;
// Unlock Hook Actuator
ActuatorLock UnlockCmd ( f a l s e ) ;
// Close the hook
ActuatorHookOpen CloseCmd ( f a l s e ) ;
// Lock the Hook Actuator
ActuatorLock UnlockCmd ( true ) ;
}
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// Check Load Push Button only i f Weight On Wheels i s v a l i d
i f ( ! IsWeightOffWheels ( ) )
{
bThispassLoadBtnState = IsPkgLoadButtonPressed ( ) ;
i f ( bThispassLoadBtnState != bLastpassLoadBtnState )
{
// r e s e t the debounce t imer
nDebounceCounter = 0 ;
bButtonDebounceUnderway = true ;
}
i f ( bButtonDebounceUnderway )
{
nDebounceCounter++;
i f ( nDebounceCounter > 2)
{
// Debounce c o n d i t i o n s s a t i s f i e d , i gnore
// counter u n t i l next change
bButtonDebounceUnderway = f a l s e ;
// Load but ton s t a t e i s v a l i d and Pressed





bLastpassLoadBtnState = bThispassLoadBtnState ;
}
}
// Detec t ion o f Package I n t e r l o c k presence
i f ( I sPkg In t e r l o ckPre s en t ( ) )
{
// Detected I n t e r l o c k wrap s u c c e s s f u l t h e r e f o r e







i f ( ePrev iousState != LOAD)
{
ePrev iousState = LOAD;
// Shutdown Host Power su pp ly output to Package
// d i s a b l e the ”INT” Supply having curren t s e n s i n g
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SwitchPowerSupply (PWRSOURCE OFF) ;
// Unlock Hook Actuator
ActuatorLock UnlockCmd ( f a l s e ) ;
// Open the hook
ActuatorHookOpen CloseCmd ( true ) ;
// Extend the U m b i l i c a l Connector
ActuatorStow ExtendCmd ( f a l s e ) ;
}
bThispassLoadBtnState = IsPkgLoadButtonPressed ( ) ;
i f ( bThispassLoadBtnState != bLastpassLoadBtnState )
{
// r e s e t the debounce t imer
nDebounceCounter = 0 ;
bButtonDebounceUnderway = true ;
}
i f ( bButtonDebounceUnderway )
{
nDebounceCounter++;
i f ( nDebounceCounter > 2)
{
// Debounce c o n d i t i o n s s a t i s f i e d , i gnore counter
// u n t i l next change
bButtonDebounceUnderway = f a l s e ;
// Load but ton s t a t e i s v a l i d
// I f Load but ton i s no l o n g e r p res s ed
i f ( ! bThispassLoadBtnState )
{
// Package Load but ton has been r e l e a s e d
// re turn to PKGCHECK s t a t e where a check o f










// Confirm the s t o r e remains a t t a c h e d
i f ( ! I sPkg In t e r l o ckPre s en t ( ) )
{
// Package has gone so s e t GONE c o n d i t i o n
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SetState (GONE) ;
// N o t i f y e rro r through BIT
pcBIT−>BITFlagUpdate (PACKAGE INTERLOCK GONE, true ) ;
break ; // No reason to cont inue wi th t h i s s t a t e
// f u n c t i o n a l i t y
}
i f ( ePrev iousState != PKGPOWEROFF)
{
ePrev iousState = PKGPOWEROFF;
// Shutdown Host Power su pp ly output to Package
// d i s a b l e the ”INT” Supply having curren t s e n s i n g
SwitchPowerSupply (PWRSOURCE OFF) ;
// Lock the Release Actuator
ActuatorLock UnlockCmd ( true ) ;
}
// Check f o r FMU command s t a t e change





// Confirm the s t o r e remains a t t a c h e d
i f ( ! I sPkg In t e r l o ckPre s en t ( ) )
{
// Package has gone so s e t GONE c o n d i t i o n
SetState (GONE) ;
// N o t i f y e rro r through BIT
pcBIT−>BITFlagUpdate (PACKAGE INTERLOCK GONE, true ) ;
break ; // No reason to cont inue wi th t h i s s t a t e
// f u n c t i o n a l i t y
}
i f ( ePrev iousState != PKGPOWERON)
{
ePrev iousState = PKGPOWERON;
// Supply Host Power output to Package
// Re−su pp ly Externa l Power Supply to the Package
// en ab l e the ”INT” Supply having curren t s e n s i n g
i f ( ! SwitchPowerSupply (PWRSOURCE INT) )
{
// F a i l u r e to t r a n s i t i o n to INT power so s e t BIT
// f a i l
SetState (BITFAIL ) ;
}
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// Lock the Release Actuator
ActuatorLock UnlockCmd ( true ) ;
}
// Check f o r FMU command s t a t e change







void Commander : : Task1Hz ( void )
{
stat ic u i n t 8 t Count1Hz ;
stat ic bool bDebugFirstPass = true ;
// For DEBUG purposes on ly
I2CMsgRx∗ psFIFOSlot ;
// 1Hz S t a t e f u n c t i o n s




i f ( ePrev iousState != BITFAIL)
{
ePrev iousState = BITFAIL ;
// S t a r t BIT Checking
pcBIT−>ModifyBITCheckFlag ( t rue ) ;
// Shutdown Host Power su pp ly output to Package
// d i s a b l e the ”INT” Supply having curren t s e n s i n g
SwitchPowerSupply (PWRSOURCE OFF) ;
// Lock the Release Actuator





i f (pcBIT−>RetrieveBITCheckFlag ( ) )
{
pcBIT−>BITCheck ( ) ;
}
UpdateDebugInterLockState ( ) ;
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// DEBUG sta tements from here to c y c l e through s t a t e s in t i m e l y manner
i f ( Re t r i eveSta t e ( ) == PKGCHECK)
{
i f ( bDebugFirstPass )
{
bDebugFirstPass = f a l s e ;
Count1Hz = 0 ;
// Setup f o r r e c e i p t o f MSG3 and i d e n t i f y WONW
g uI2CTemp MsgRx . g nType1RxMsgNo = MSG3;
g uI2CTemp MsgRx . g nType2RxEnumValue = WONW;
// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .




i f ( Re t r i eveSta t e ( ) >= PKGCHECK)
{
Count1Hz++;
i f ( Count1Hz == 8)
{
i f ( Re t r i eveSta t e ( ) == PKGPOWEROFF)
{
// Setup f o r r e c e i p t o f MSG2 and r e q u e s t e d s t a t e
// change to PKGPOWERON
g uI2CTemp MsgRx . g nType1RxMsgNo = MSG2;
g uI2CTemp MsgRx . g nType1RxEnumValue =
( u i n t 8 t )PKGPOWERON;
// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l
// c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
H.25 The Commander.cpp Code 186
// S i g n a l thread data i s a v a i l a b l e .
pcFIFO−>s igna lData ( ) ;
}
bDebugFirstPass = true ;
}
else
Count1Hz = 3 ;
}
i f ( Count1Hz == 14)
{
i f ( Re t r i eveSta t e ( ) == PKGPOWERON)
{
// Setup f o r r e c e i p t o f MSG2 and r e q u e s t e d s t a t e
// change to READYRELEASE
g uI2CTemp MsgRx . g nType1RxMsgNo = MSG2;
g uI2CTemp MsgRx . g nType1RxEnumValue =
( u i n t 8 t )READYRELEASE;
// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l
// c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .
pcFIFO−>s igna lData ( ) ;
}




Count1Hz = 10 ;
}
}
i f ( ( Count1Hz > 14) && ( ! IsCommitToReleasePresent ( ) ) )
{
S e r i a l . p r i n t l n ( ”Waiting f o r Commit to Rel ” ) ;
}
i f ( Count1Hz == 18)
{
i f ( Re t r i eveSta t e ( ) == READYRELEASE)
{
// Setup f o r r e c e i p t o f MSG5 to i n d i c a t e Package
// has t r a n s i t i o n e d to P READYRELEASE
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g uI2CTemp MsgRx . g nType1RxMsgNo = MSG5;
g uI2CTemp MsgRx . g nType1RxEnumValue =
( u i n t 8 t )P READYRELEASE;
// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l
// c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .
pcFIFO−>s igna lData ( ) ;
}
bDebugFirstPass = true ;
}
else
Count1Hz = 15 ;
}
i f ( Count1Hz == 22)
{
i f ( Re t r i eveSta t e ( ) == RELEASECONSENT)
{
// Setup f o r r e c e i p t o f MSG2 and r e q u e s t e d s t a t e
// change to RELEASE
g uI2CTemp MsgRx . g nType1RxMsgNo = MSG2;
g uI2CTemp MsgRx . g nType1RxEnumValue =
( u i n t 8 t )RELEASE;
// Store Received I2C Command i n t o FIFO
// Get a f r e e FIFO s l o t .
psFIFOSlot = pcFIFO−>waitFree (TIME IMMEDIATE) ;
// Only s t o r e i f f r e e space . e l s e s e t Bi t F a i l
// c o n d i t i o n
i f ( psFIFOSlot != 0)
{
// Store message i n t o FIFO .
(∗ psFIFOSlot ) = g uI2CTemp MsgRx ;
// S i g n a l thread data i s a v a i l a b l e .
pcFIFO−>s igna lData ( ) ;
}
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Count1Hz = 19 ;
}
}
i f ( Count1Hz > 30)
{
bDebugFirstPass = true ;




Count1Hz = 0 ;
}
void Commander : : ExecuteCmd (I2CMsgRx∗ psRcvMsgBuffer )
{
// Decode and r e a c t to Message No 2 through 6




// Commanded S t a t e Change
// S i n g l e data b y t e
StoreRequestedStateChange ( (eSTATE) psRcvMsgBuffer−>\





// Save n o t i f i e d Weight Off Wheels S t a t u s
UpdateWeightOffWheelsState ( psRcvMsgBuffer−>\





// I n i t i a l i s e the I n t e r n a l Bat tery Capacity
SetupCapacityAhValue ( psRcvMsgBuffer−>\





// Save the n o t i f i e d Package S t a t e
StorePackageState ( (ePKGSTATE) psRcvMsgBuffer−>\





// Debug I n t e r f a c e Messages
// todo
break ;
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Listing H.23: The BIT header file.
/∗
∗ BIT . h
∗
∗ Created on : 7 Nov 2014






SUPPLY INT, // BIT Pos 0
SUPPLY EXT, // BIT Pos 1
SUPPLY OFF, // BIT Pos 2
CURRENT FAULT, // BIT Pos 3
PACKAGE INTERLOCK GONE, // BIT Pos 4
BATCAP BELOW WARN, // BIT Pos 5
FMU NOT COMM, // BIT Pos 6
INVALID STATE CHG, // BIT Pos 7
SUPPLYNOTCMD, // BIT Pos 8
RXBUFF OVRFLW, // BIT Pos 9
FIFO OVRFLW, // BIT Pos 10
HOOK LOCKED, // BIT Pos 11
SPARE1, // BIT Pos 12
SPARE2, // BIT Pos 13
SPARE3, // BIT Pos 14
BIT FLAG OVRFLW // BIT Pos 15
} ;
c l a s s BIT
{
pub l i c :
BIT ( ) ;
void BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition ) ;
u i n t 1 6 t ReadBITFlags ( ) const ;
bool RetrieveBITCheckFlag ( void ) const ;
void ModifyBITCheckFlag ( bool bFlag ) ;
bool BITCheck ( void ) ;
p r i v a t e :
u i n t 1 6 t nBITCondition ;
// Author i ty to undertake BIT checks
bool bBITCheckAuthFlag ;
} ;
#endif /∗ BIT H ∗/
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Listing H.24: The BIT source file.
/∗
∗ BIT . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ”BIT . h”
#include ”Commander . h”
#include ”PinoutConfigRC . h”
extern Commander∗ pcCmdr ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// BIT Constructor
BIT : : BIT ( )
{
nBITCondition = 0 ;
// I n i t i a l i s e Allow BIT Checking
bBITCheckAuthFlag = true ;
}
void BIT : : BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition )
{
// the f l a g to be s h i f t e d i n t o BIT Flag p o s i t i o n
u i n t 1 6 t nFlag = 1 ;
// Asser t t h a t nBITFlagPosit ion < 16 p o s i t i o n s
i f ( nBITFlagPosit ion > 15)
{
BITFlagUpdate (BIT FLAG OVRFLW, true ) ;
//pcCmdr−>S e t S t a t e (BITFAIL ) ;
return ;
}
// S h i f t and Set or c l e a r the BIT Flag p o s i t i o n
i f ( bCondition )
{
// The update i s to record a BIT FAIL
// Need to s h i f t and OR Mask i n t o p l a c e
nBITCondition |= ( nFlag << nBITFlagPosit ion ) ;
// Set S t a t e to BITFAIL
pcCmdr−>SetState (BITFAIL ) ;




// The update i s to record a BIT PASS
// need to s h i f t , I n v e r t and AND Mask i n t o p l a c e
nBITCondition &= (˜( nFlag << nBITFlagPosit ion ) ) ;
// Check i f a l l BIT Flag p o s i t i o n s are f a l s e
i f ( ! ( nBITCondition & 0XFFFF) )
{
// Now check i f the system i s a l r e a d y in BITFAIL
// S t a t e I f so then t h i s a l l o w s the system to
// t r a n s i t i o n out o f BITFAIL
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{




// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG4) ;
g uI2CUpdate MsgTx . g nType3UIntValue = nBITCondition ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG4, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG4) ;
}








void BIT : : ModifyBITCheckFlag ( bool bFlag )
{
bBITCheckAuthFlag = bFlag ;
}
bool BIT : : BITCheck ( void )
{
// Execute BIT
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// Check t h a t the Current Sensor has not s e t the Over Current
// FAULT f l a g
// Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f (pcCmdr−>ReadSensorFAULT ( ) )
{
// Faul t e x i s t s so s e t the Current Fau l t BIT f l a g




// No problem here so c l e a r the Power BIT f l a g
BITFlagUpdate (CURRENT FAULT, f a l s e ) ;
}
}
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Listing H.25: The I2CBuffer header file.
/∗
∗ I2CBuffer . h
∗
∗ Created on : 31 Aug 2014




#include <Arduino . h>
#include <s t d i n t . h>
#include ” StateMachine . h”
#include ” I n t e r f a c e . h”
#define MAX MSG TX LENGTH 5 // not i n c l u d i n g msg no . or wordcount
// at l a s t e lement
#define MAX MSG RX LENGTH 2
#define MAX TX BUFFERS 6
#define FIFO DEPTH 2
#define SETUP I2C SEND CMD 1




bool bInVal id ;





u i n t 8 t g nType1EnumValue ;
u i n t 8 t g nType1Rem [MAX MSG TX LENGTH − 1 ] ;
} ;
struct {
i n t 1 6 t g nType2IntValue ;
u i n t 8 t g nType2Rem [MAX MSG TX LENGTH − 2 ] ;
} ;
struct {
u i n t 1 6 t g nType3UIntValue ;
u i n t 8 t g nType3Rem [MAX MSG TX LENGTH − 2 ] ;
} ;
struct {
eSTATE g nType4EnumValue ;
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u i n t 8 t g nType4Rem [MAX MSG TX LENGTH − 1 ] ;
} ;
struct {
bool g nType5BoolValue1 ;
bool g nType5BoolValue2 ;
bool g nType5BoolValue3 ;
u i n t 8 t g nType5EnumValue [MAX MSG TX LENGTH − 3 ] ;
} ;
u i n t 8 t g nTxAllData [MAX MSG TX LENGTH ] ;
} ;






u i n t 8 t g nType1RxMsgNo ;
u i n t 8 t g nType1RxEnumValue ;
u i n t 8 t g nType1RxRem ;
} ;
struct {
u i n t 8 t g nType2RxMsgNo ;
eWOFFW g nType2RxEnumValue ;
u i n t 8 t g nType2RxRem ;
} ;
struct {
u i n t 8 t g nType3RxMsgNo ;
u i n t 8 t g nType3RxEnumValue ;
u i n t 8 t g nType3RxRem ;
} ;
struct {
u i n t 8 t g nType4RxMsgNo ;
u i n t 1 6 t g nType4RxIntValue ;
} ;
u i n t 8 t g nRxAllData [MAX MSG RX LENGTH ] ;
} ;
} I2CMsgRx ;
c l a s s I2CBuffer
{
pub l i c :
// Constructor
I2CBuffer ( ) ;
void I2CInvalidateTxMsg (eMSG eMsg ) ;
void I2CValidateTxMsg (eMSG eMsg ) ;
// Store Message i n t o i d e n t i f i e d Message Buf fer
void putMessage (eMSG eMsg , I2CMsgTx ∗pMsgData ) ;
// R e t r i e v e Message from i d e n t i f i e d Message Buf fer
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void getTxMessage ( u i n t 8 t MsgNoTx , I2CMsgTx ∗pMsgOut ) ;
p r i v a t e :
I2CMsgTx sMsgTxArray [MAX TX BUFFERS ] ;
} ;
#endif /∗ I2CBUFFER H ∗/
H.29 The I2CBuffer.cpp Code 197
H.29 The I2CBuffer.cpp Code
Listing H.26: The I2CBuffer source file.
/∗
∗ I2CBuffer . cpp
∗
∗ Created on : 31 Aug 2014
∗ Author : Ian Saxby
∗/
#include <s t d i o . h>
#include ” I2CBuffer . h”
I2CBuffer : : I2CBuffer ( )
{
// I n i t i a l i s e the Output (TX) Message b u f f e r area
for ( int MsgNo = 0 ; MsgNo < MAX TX BUFFERS; MsgNo++)
{
for ( int indy = 0 ; indy < MAX MSG TX LENGTH; indy++)
{
sMsgTxArray [ MsgNo ] . g nTxAllData [ indy ] = 0 ;
}
// I n v a l i d a t e each message
sMsgTxArray [ MsgNo ] . bInVal id = true ;
// I n i t i a l i s e the Word count f o r each message
switch (MsgNo)
{
case MSG0: // Sensor Manager S t a t e
{
sMsgTxArray [MSG0 ] . nWdCount = 2 ;
break ;
}
case MSG1: // Reserved in HRC ( not used )
{
sMsgTxArray [MSG1 ] . nWdCount = 0 ;
break ;
}
case MSG2: // Host Bat tery Capacity S upp l i ed
{
sMsgTxArray [MSG2 ] . nWdCount = 3 ;
break ;
}
case MSG3: // Supply Source
{
sMsgTxArray [MSG3 ] . nWdCount = 2 ;
break ;
}
case MSG4: // B u i l t In Test R e s u l t s
{
sMsgTxArray [MSG4 ] . nWdCount = 3 ;
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break ;
}
case MSG5: // I n t e r l o c k s and p o s s i b l y a c t u a t o r p o s i t i o n s
{






void I2CBuffer : : I2CInvalidateTxMsg (eMSG eMsg)
{
sMsgTxArray [ eMsg ] . bInVal id = true ;
}
void I2CBuffer : : I2CValidateTxMsg (eMSG eMsg)
{
sMsgTxArray [ eMsg ] . bInVal id = f a l s e ;
}
// Store Message i n t o i d e n t i f i e d Message Buf fer
void I2CBuffer : : putMessage (eMSG eMsg , I2CMsgTx ∗pMsgIn )
{
for ( u i n t 8 t indx = 1 ; indx < MAX MSG TX LENGTH; indx++)
{
sMsgTxArray [ eMsg ] . g nTxAllData [ indx ] =
(∗pMsgIn ) . g nTxAllData [ indx ] ;
}
}
// R e t r i e v e Message from i d e n t i f i e d Message Buf fer i n t o l o c a l b u f f e r
// f o r I2C
void I2CBuffer : : getTxMessage ( u i n t 8 t MsgNoTx , I2CMsgTx ∗pMsgOut)
{
(∗pMsgOut) = sMsgTxArray [ MsgNoTx ] ;
}
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Listing H.27: The Interface header file.
/∗
∗ I n t e r f a c e . h
∗
∗ Created on : 7 Nov 2014





// Separat ion counter f o r 1 second at 10 ∗ Task10Hz
#define SEPARATIONCOUNT 10
// Define Abort d e l a y in 10Hz i t e r a t i o n s
#define MAXEXTSUPPLYWAIT 20 // = 2 seconds
enum eWOFFW {WONW, WOFFW} ;
c l a s s I n t e r f a c e
{
pub l i c :
I n t e r f a c e ( ) ;
bool IsDebugMode ( void ) const ;
// Detect the Debug I n t e r l o c k s t a t e ( Act ive LOW) and update
// Mode f l a g
bool UpdateDebugInterLockState ( void ) ;
// Output the Host I n t e r l o c k wrap s i g n a l a t s t a t e ( Act ive LOW)
// and update
// f l a g
void OutputPkgInter lockSignal ( void ) ;
// Check i f Pkg I n t e r l o c k i s p r e s e n t ( s t i l l LOW)
bool I sPkg In t e r l o ckPre s en t ( void ) ;
// Uses P k g I n t e r l o c k S i g n a l as source f o r a c t i v e LOW s i g n a l
bool IsPkgLoadButtonPressed ( void ) ;
bool LoadButtonDebounce ( bool bThisPass ) ;
bool IsCommitToReleasePresent ( void ) ;
bool I s Re l e a s e P ro h i b i t e d ( ) const ;
void UpdateWeightOffWheelsState (eWOFFW bWoffW ) ;
bool IsWeightOffWheels ( void ) const ;
void ActuatorLock UnlockCmd ( bool bCmd) ;
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void ActuatorHookOpen CloseCmd ( bool bCmd) ;
void ActuatorStow ExtendCmd ( bool bCmd) ;
v i r t u a l ˜ I n t e r f a c e ( ) {} ;
p r i v a t e :








bool bActuatorUmbi l i ca lStatus ;
bool bThispassLoadBtnState ;
bool bLastpassLoadBtnState = f a l s e ;
u i n t 8 t nDebounceCounter ;
bool bButtonDebounceUnderway = f a l s e ;
bool bButtonValid = f a l s e ;
} ;
#endif /∗ INTERFACE H ∗/
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Listing H.28: The Interface source file.
/∗
∗ I n t e r f a c e . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : Ian Saxby
∗ 0050083462
∗/
#include <Arduino . h>
#include <NilRTOS . h>
#include ”ServoTimer2 . h”
#include ” I n t e r f a c e . h”
#include ” Equates . h”
#include ”PinoutConfigRC . h”
#include ” I2CBuffer . h”
#include ” Bit . h”
extern ServoTimer2∗ pcLockServo ;
extern ServoTimer2∗ pcReleaseServo ;
extern ServoTimer2∗ pcUmStowServo ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
extern BIT∗ pcBIT ;
I n t e r f a c e : : I n t e r f a c e ( )
{
eWOffWStatus = WONW;
UpdateDebugInterLockState ( ) ;
bCommitToRelease = f a l s e ;
bPkgLoadBtnPressed = f a l s e ;
I sPkg In t e r l o ckPre s en t ( ) ;
}




bool I n t e r f a c e : : UpdateDebugInterLockState ( void )
{
// Return the Debug Input I n t e r l o c k s t a t e
// This pin i s a c t i v e LOW using p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN PKG DEBUG) )
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{
// Input i s HIGH so Debug mode IS NOT enab led




// Input i s LOW so Debug mode IS enab led
bDebugMode = true ;
}
UpdateI2CMsg ( ) ;
return bDebugMode ;
}
void I n t e r f a c e : : OutputPkgInter lockSignal ( void )
{
// This pin i s a c t i v e LOW as i s us ing p u l l−up r e s i s t o r s
d i g i t a l W r i t e (PIN PKG INTERLOCK OUT, LOW) ;
}
bool I n t e r f a c e : : I sPkg In t e r l o ckPre s en t ( void )
{
// This pin i s a c t i v e LOW as t h e r e are p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN PKG INTERLOCK IN) )
{
// Input i s HIGH so Pkg I n t e r l o c k IS NOT p r e s e n t




// Input i s LOW so Pkg I n t e r l o c k IS p r e s e n t
bPkgInterLockPresent = true ;
}
UpdateI2CMsg ( ) ;
return bPkgInterLockPresent ;
}
bool I n t e r f a c e : : IsPkgLoadButtonPressed ( void )
{
// This pin p r o v i d e s Act ive LOW input s i g n a l f o r Load but ton
// as w e l l
d i g i t a l W r i t e (PIN PKG INTERLOCK OUT, LOW) ;
// This pin i s a c t i v e LOW as i s us ing p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN LOAD PKG) )
{
// Load b u t t o n s are not depressed
bPkgLoadBtnPressed = f a l s e ;
}
else
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{
// Input i s LOW so Load b u t t o n s are depressed




bool I n t e r f a c e : : IsCommitToReleasePresent ( void )
{
// This pin i s a c t i v e LOW as i s us ing p u l l−up r e s i s t o r s
i f ( d i g i t a lRead (PIN COMMIT RELEASE) )
{
// Input i s HIGH so Pkg i s not a u t h o r i s i n g r e l e a s e




// Input i s LOW so Pkg i s n o t i f y i n g Commit to Release
bCommitToRelease = true ;
}
// Update the I n t e r f a c e output I2C msg
UpdateI2CMsg ( ) ;
return bCommitToRelease ;
}
bool I n t e r f a c e : : I s R e l e a s eP r o h i b i t e d ( void ) const
{
return ! bCommitToRelease ;
}
void I n t e r f a c e : : UpdateWeightOffWheelsState (eWOFFW bWoffW)
{
eWOffWStatus = bWoffW ;
}
bool I n t e r f a c e : : IsWeightOffWheels ( void ) const
{
i f ( eWOffWStatus == WOFFW)
return t rue ;
else
return f a l s e ;
}
void I n t e r f a c e : : ActuatorLock UnlockCmd ( bool bCmd)
{
// bCmd == t r u e commands Lock Condit ion
i f (bCmd)
{
pcLockServo−>wr i t e (POS LOCK) ;
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}
else // bCmd == f a l s e ; Command Unlock Condit ion
{
pcLockServo−>wr i t e (POS UNLOCK) ;
}
s y s t i m e t waketime = nilTimeNow ( ) ;
waketime += MS2ST( 2 0 0 0 ) ;
n i lThdS leepUnt i l ( waketime ) ;
// Trust ing t h a t the Actuator f a i t h f u l l y a c t s as commanded
bActuatorLockStatus = bCmd;
}
void I n t e r f a c e : : ActuatorHookOpen CloseCmd ( bool bCmd)
{
s y s t i m e t waketime ;
// Only p r o g r e s s i f l o g i c a l l y UNLOCKED as w e l l
i f ( bActuatorLockStatus == f a l s e )
{
// bCmd == t r u e commands Open Condit ion
i f (bCmd)
{
pcReleaseServo−>wr i t e (POS OPEN) ;
}
else // bCmd == f a l s e ; Command Close Condit ion
{
pcReleaseServo−>wr i t e (POS CLOSE ) ;
}
waketime = nilTimeNow ( ) ;
waketime += MS2ST( 2 0 0 0 ) ;
n i lThdS leepUnt i l ( waketime ) ;





// Flag BIT e rro r
pcBIT−>BITFlagUpdate (HOOK LOCKED, true ) ;
}
}
void I n t e r f a c e : : ActuatorStow ExtendCmd ( bool bCmd)
{
s y s t i m e t waketime ;
// bCmd == t r u e commands Stow Condit ion
i f (bCmd)
{
pcUmStowServo−>wr i t e (POS STOW) ;
}
else // bCmd == f a l s e ; Command Extend Condit ion
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{
pcUmStowServo−>wr i t e (POS EXTEND) ;
}
waketime = nilTimeNow ( ) ;
waketime += MS2ST(SERVO DELAY) ;
n i lThdS leepUnt i l ( waketime ) ;
// Trust ing t h a t the Actuator f a i t h f u l l y a c t s as commanded
bActuatorUmbi l i ca lStatus = bCmd;
}
void I n t e r f a c e : : UpdateI2CMsg ( void )
{
// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG5) ;
g uI2CUpdate MsgTx . g nType5BoolValue1 = bPkgInterLockPresent ;
// Transmit the Debug s t a t e
g uI2CUpdate MsgTx . g nType5BoolValue2 = bDebugMode ;
// Transmit the Commit To Release S t a t u s
g uI2CUpdate MsgTx . g nType5BoolValue3 = bCommitToRelease ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG5, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG5) ;
}
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Listing H.29: The PinoutConfigRC header file.
/∗
∗ PinoutConfigRC . h
∗
∗ Created on : 7 Nov 2014





// D e f i n i t i o n o f Release C o n t r o l l e r Pro Mini Pinout Assignments
// Spare
//#d e f i n e PIN CHANNEL A 2
// Spare
//#d e f i n e PIN CHANNEL B 3
// Package Release Lock / Unlock
#define PIN LCK UNLK PWM 6
// Package Release Actuator
#define PIN REL ACTUATOR PWM 9
// Package Release Actuator
#define PIN CON RETRACT PWM 10
// Externa l Power Enable , a lways s e t h igh in HRC to d i s a b l e EXT power
// sup p ly
#define PIN POWERENB EXT 4
// Host Power Supply Enable
#define PIN POWERENB INT 5
// Host I n t e r c o n n e c t wrap Output
#define PIN PKG INTERLOCK OUT 7
// Commit to Release
#define PIN COMMIT RELEASE 8
// Host I n t e r c o n n e c t wrap Input
#define PIN PKG INTERLOCK IN 11
// Debug Input
#define PIN PKG DEBUG 14
// Load Package Input Switch
#define PIN LOAD PKG 12
// Current Sensor Fau l t Input
#define PIN CURRENTSENSORFAULT 15
// Externa l Power S t a t e S t a t u s ONST1 Input
#define PIN PWRSTATUS EXT ONST1 16
// I n t e r n a l Power S t a t e S t a t u s ONST2 Input
#define PIN PWRSTATUS INT ONST2 17
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// Current Sensor Value input analog
#define PIN VIOUTSENSE A7
// Vol tage Supply Sense input analog
#define PIN VOLTAGESENSE A6
// I2C SDA
#define PIN I2C SDA A4
// I2C SCL
#define PIN I2C SCL A5
#endif /∗ PINOUTCONFIGRC H ∗/
H.33 The Power.h Code 208
H.33 The Power.h Code
Listing H.30: The Power header file.
/∗
∗ Power . h
∗
∗ Created on : 7 Nov 2014





#include <Arduino . h>
#include <s t d i n t . h>
#include ”QuadEncoder . h”
// Power C o n t r o l l e r i s Act ive Low
#define POWERON LOW
#define POWEROFF HIGH
// Constants d e f i n i n g Power Cmds f o r Externa l and I n t e r n a l
// sup p ly s e l e c t i o n
enum ePWRSUPPLY {PWRSOURCE EXT, PWRSOURCE INT, PWRSOURCE OFF} ;
c l a s s Power
{
pub l i c :
Power ( ) ;
void SetupCapacityAhValue ( u i n t 1 6 t nValue ) ;
void UpdateInstantCurrent ( void ) ;
void UpdateInstantVoltage ( void ) ;
u i n t 1 6 t ReadCapacityRemain ( void ) const ;
u i n t 1 6 t ReadInstantVoltage ( void ) const ;
bool SwitchPowerSupply (ePWRSUPPLY eRequestedSupply ) ;
bool ReadSupplyOutputState (ePWRSUPPLY eSupply ) const ;
ePWRSUPPLY ReadCommandedSupply ( void ) const ;
ePWRSUPPLY ReadRecordedSupply ( void ) const ;
bool ReadSensorFAULT( void ) const ;
v i r t u a l ˜Power ( ){}
p r i v a t e :
// I n i t i a l Current Rating
u i n t 1 6 t nSetupCapacityAhRating ;
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// Power S t a t i s t i c s
u i n t 1 6 t nRemainingAhCapacity ;
u i n t 1 6 t nInstantCurrent ;
u i n t 1 6 t nInstantVol tage ;
u i n t 3 2 t tPrevTimeSense ;
// Next two v a r i a b l e s r e l a t e to Power Source
// enumerated v a r i a b l e c o n t e n t s
ePWRSUPPLY ePowerCommand ;
// ePowerSource r e f l e c t s a c t u a l Power Source
ePWRSUPPLY ePowerSource ;
// ACS711 Current Sensor Over Current Fau l t input
// b o o l bSensorFAULT ;
} ;
#endif /∗ POWER H ∗/
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Listing H.31: The Power source file.
/∗
∗ Power . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include <NilAnalog . h>
#include ”Power . h”
#include ”PinoutConfigRC . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// Power Constructor
Power : : Power ( )
{
nSetupCapacityAhRating = 0 ;
// Power S t a t i s t i c s
nRemainingAhCapacity = 0 ;
nInstantVol tage = 0 ;
}
void Power : : SetupCapacityAhValue ( u i n t 1 6 t nValue )
{
nSetupCapacityAhRating = nValue ;
}
void Power : : UpdateInstantCurrent ( void )
{
// This i s coded to match the c a l l i n g t iming o f 1Hz
// This f u n c t i o n a l i t y needs c o n s i d e r a b l e v e r i f i c a t i o n b e f o r e
// u t i l i s a t i o n
u i n t 3 2 t tCurrentSenseNow ;
u i n t 1 6 t nVIOUT;
// Determine time o f Sense
tCurrentSenseNow = micros ( ) ;
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// Wil l assume t h a t the sensed current i s the same f o r the
// preced ing d e l t a time per iod . Don ’ t need to average i t .
nVIOUT = ( u i n t 1 6 t ) nilAnalogRead ( ( char )PIN VIOUTSENSE ) ;
// Determine Amp usage
// us ing ACS 711 equat ion the mV / Amp c a l c u l a t i o n i s
// VIOUT = (0.11 ∗ i − ( Vcc /2)) ∗ Vcc ∗ 3.3V
// with Vcc at 5V
nInstantCurrent = (nVIOUT ∗ 0 .0726) − 0 . 2 7 5 ;
// t h i s i s miss ing the ∗ dt ∗ p o r t i o n o f c a l c u l a t i o n
// Now c a l c u l a t e Capacity Remaining
nRemainingAhCapacity = nRemainingAhCapacity − ( nInstantCurrent ∗
( tCurrentSenseNow − tPrevTimeSense ) ) >> 12 ;
tPrevTimeSense = tCurrentSenseNow ;
}
void Power : : UpdateInstantVoltage ( void )
{
nInstantVol tage = ( u i n t 1 6 t ) nilAnalogRead ( ( char )PIN VOLTAGESENSE) ;
}
bool Power : : SwitchPowerSupply (ePWRSUPPLY eRequestedSupply )
{
bool bSwitchSuccess ;
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
switch (ePowerCommand)
{
case PWRSOURCE EXT: // IF EXTERNAL Power Commanded
{
// Set the Externa l Power Enable output
d i g i t a l W r i t e (PIN POWERENB EXT, POWERON) ;
// Confirm r e q u e s t e d power source i s now on
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE EXT) ;
// I f Requested source i s s u p p l y i n g response shou ld be t r u e
// then turn o f f a l t e r n a t e
i f ( bSwitchSuccess )
{
// Turn o f f I n t e r n a l Power Supply
d i g i t a l W r i t e (PIN POWERENB INT, POWEROFF) ;
// Confirm I n t e r n a l Supply i s turned o f f
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bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE INT) ;
// A l t e r n a t e sup p ly shou ld be o f f so response shou ld
// be f a l s e
i f ( ! bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
ePowerSource = ePowerCommand ;
bSwitchSuccess = true ;




bSwitchSuccess = f a l s e ;
// Debug l i n e





bSwitchSuccess = f a l s e ;
// Debug l i n e




case PWRSOURCE INT: // INTERNAL Power Commanded
{
// Output the I n t e r n a l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB INT, POWERON) ;
// Confirm r e q u e s t e d power source i s now on
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE INT) ;
// I f Requested source i s s u p p l y i n g response shou ld be t r u e
// then turn o f f a l t e r n a t e
i f ( bSwitchSuccess )
{
// Turn o f f Ex terna l Power Supply
d i g i t a l W r i t e (PIN POWERENB EXT, POWEROFF) ;
// Confirm Externa l Supply i s turned o f f
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE EXT) ;
// A l t e r n a t e sup p ly shou ld be o f f so response shou ld be
// f a l s e
i f ( ! bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = eRequestedSupply ;
ePowerSource = ePowerCommand ;
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bSwitchSuccess = true ;




bSwitchSuccess = f a l s e ;
// Debug l i n e





bSwitchSuccess = f a l s e ;
// Debug l i n e






// Turn o f f Measured Supply
// Output the I n t e r n a l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB INT, POWEROFF) ;
// Output the Externa l Power Enable ( Act ive Low)
d i g i t a l W r i t e (PIN POWERENB EXT, POWEROFF) ;
// Confirm power sources are both now o f f
// Act ive LOW, so shou ld be HIGH input
bSwitchSuccess = ReadSupplyOutputState (PWRSOURCE OFF) ;
i f ( bSwitchSuccess )
{
// Record the Power Command f o r BIT purposes
ePowerCommand = PWRSOURCE OFF;





// Update the I2C Tx Message Buf fer wi th curren t Power S t a t e
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG3) ;
g uI2CUpdate MsgTx . g nType1EnumValue = ( u i n t 8 t ) ePowerSource ;
// Now save i n t o I2C Tx Message Common Area
g cI2C MsgTx−>putMessage (MSG3, &g uI2CUpdate MsgTx ) ;
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// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG3) ;
return bSwitchSuccess ;
}




u i n t 1 6 t Power : : ReadInstantVoltage ( void ) const
{
return nInstantVol tage ;
}
bool Power : : ReadSupplyOutputState (ePWRSUPPLY eSupply ) const
{
bool b D i g i t a l S t a t e = f a l s e ;




// Power i s ON when Act ive LOW output on ONST1
i f ( d i g i t a lRead (PIN PWRSTATUS EXT ONST1) == 0)





// Power i s ON when Act ive LOW output on ONST2
i f ( d i g i t a lRead (PIN PWRSTATUS INT ONST2) == 0)





// Power i s ON when Act ive LOW output e i t h e r ONST1 or ONST2
i f ( d i g i t a lRead (PIN PWRSTATUS EXT ONST1) == 0)
{
b D i g i t a l S t a t e = f a l s e ;
}
else i f ( d i g i t a lRead (PIN PWRSTATUS INT ONST2) == 0)
{




// Both are turned o f f so response s u c c e s s
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return b D i g i t a l S t a t e ;
}
bool Power : : ReadSensorFAULT( void ) const
{
// Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f ( ! d i g i t a lRead (PIN CURRENTSENSORFAULT) )
{
// Resu l t i s LOW so f a u l t e x i s t s , s e t response = t r u e




// Resu l t i s HIGH so NO f a u l t e x i s t s , s e t response = f a l s e
return f a l s e ;
}
}
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Listing H.32: The BIT source file.
/∗
∗ BIT . cpp
∗
∗ Created on : 7 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ”BIT . h”
#include ”Commander . h”
#include ”PinoutConfigRC . h”
extern Commander∗ pcCmdr ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
// BIT Constructor
BIT : : BIT ( )
{
nBITCondition = 0 ;
// I n i t i a l i s e Allow BIT Checking
bBITCheckAuthFlag = true ;
}
void BIT : : BITFlagUpdate (eBITFLAG nBITFlagPosition , bool bCondition )
{
// the f l a g to be s h i f t e d i n t o BIT Flag p o s i t i o n
u i n t 1 6 t nFlag = 1 ;
// Asser t t h a t nBITFlagPosit ion < 16 p o s i t i o n s
i f ( nBITFlagPosit ion > 15)
{
BITFlagUpdate (BIT FLAG OVRFLW, true ) ;
//pcCmdr−>S e t S t a t e (BITFAIL ) ;
return ;
}
// S h i f t and Set or c l e a r the BIT Flag p o s i t i o n
i f ( bCondition )
{
// The update i s to record a BIT FAIL
// Need to s h i f t and OR Mask i n t o p l a c e
nBITCondition |= ( nFlag << nBITFlagPosit ion ) ;
// Set S t a t e to BITFAIL
pcCmdr−>SetState (BITFAIL ) ;




// The update i s to record a BIT PASS
// need to s h i f t , I n v e r t and AND Mask i n t o p l a c e
nBITCondition &= (˜( nFlag << nBITFlagPosit ion ) ) ;
// Check i f a l l BIT Flag p o s i t i o n s are f a l s e
i f ( ! ( nBITCondition & 0XFFFF) )
{
// Now check i f the system i s a l r e a d y in BITFAIL
// S t a t e I f so then t h i s a l l o w s the system to
// t r a n s i t i o n out o f BITFAIL
i f (pcCmdr−>Ret r i eveSta t e ( ) == BITFAIL)
{




// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG4) ;
g uI2CUpdate MsgTx . g nType3UIntValue = nBITCondition ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG4, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG4) ;
}








void BIT : : ModifyBITCheckFlag ( bool bFlag )
{
bBITCheckAuthFlag = bFlag ;
}
bool BIT : : BITCheck ( void )
{
// Execute BIT
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// Check t h a t the Current Sensor has not s e t the Over Current
// FAULT f l a g
// Current Sensor FAULT c o n d i t i o n i s Act ive LOW
i f (pcCmdr−>ReadSensorFAULT ( ) )
{
// Faul t e x i s t s so s e t the Current Fau l t BIT f l a g




// No problem here so c l e a r the Power BIT f l a g
BITFlagUpdate (CURRENT FAULT, f a l s e ) ;
}
}
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Listing H.33: The StateMachine header file.
/∗
∗ StateMachine . h
∗
∗ Created on : 2 Nov 2014




//#i n c l u d e ” I2CBuffer . h”
#include ” Equates . h”
c l a s s StateMachine
{
pub l i c :
// Constructor
StateMachine ( ) ;
eSTATE Ret r i eveSta t e ( void ) const ;
void SetState (eSTATE eNewState ) ;
void StoreRequestedStateChange (eSTATE eReqState ) ;
void CheckFMUCmdStateChange( void ) ;
void StorePackageState (ePKGSTATE eState ) ;
bool I sPackageInState (ePKGSTATE eState ) const ;
v i r t u a l ˜ StateMachine ( ){}
p r i v a t e :
eSTATE eCurrentState ;
eSTATE eFMUCmdState ;
// Adjacency L i s t f o r Sensor Manager
u i n t 1 6 t abStateAdj [NUMSTATES] ;
ePKGSTATE eRecordedPKGState ;
} ;
#endif /∗ STATEMACHINE H ∗/
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Listing H.34: The StateMachine source file.
/∗
∗ StateMachine . cpp
∗
∗ Created on : 14 Nov 2014
∗ Author : 0050083462
∗/
#include <Arduino . h>
#include <s t d i o . h>
#include ” StateMachine . h”
#include ”BIT . h”
#include ” I2CBuffer . h”
#include ” Equates . h”
extern BIT∗ pcBIT ;
extern I2CBuffer ∗g cI2C MsgTx ;
extern I2CMsgTx g uI2CUpdate MsgTx ;
StateMachine : : StateMachine ( )
{
// I n i t i a l i s e the Adjacency L i s t f o r the Host Release
// C o n t r o l l e r S t a t e Machine
// NUMSTATES long
// b i t 0 = V0, b i t 11 = V11
// (V0) INITIALISE (V1)PKGCHECK (V2)LOAD (V3)BITFAIL
// (V4)POWERDOWN (V5)POWERON (V6)ABORT (V7)READYRELEASE
// (V8)READYCONSENT (V9)RELEASE (V10)GONE (V11)HUNG
abStateAdj [ 0 ] = 2 ; // B000000000010 − A(0) = {V1}
abStateAdj [ 1 ] = 28 ; // B000000011100 − A(1) = {V2, V3, V4}
abStateAdj [ 2 ] = 2 ; // B000000000010 − A(2) = {V1}
abStateAdj [ 3 ] = 9 ; // B000000000000 − A(3) = {V0, V3}
abStateAdj [ 4 ] = 1064 ; // B010000101000 − A(4) = {V3, V5, V10}
abStateAdj [ 5 ] = 1176 ; // B010010011000 − A(5) = {V3, V4, V7, V10}
abStateAdj [ 6 ] = 40 ; // B000000101000 − A(6) = {V3, V5}
abStateAdj [ 7 ] = 1352 ; // B010101001000 − A(7) = {V3, V6, V8, V10}
abStateAdj [ 8 ] = 1736 ; // B011011001000 − A(8) = {V3, V6, V7, V9, V10}
abStateAdj [ 9 ] = 3072 ; // B110000000000 − A(9) = {V10 , V11}
abStateAdj [ 1 0 ] = 8 ; // B000000001000 − A(10) = {V3}
abStateAdj [ 1 1 ] = 1024 ; // B010000000000 − A(11) = {V10}
// Set I n i t i a l S t a t e to
eCurrentState = INITIALISE ;
// Set FMU Cmd S t a t e to i n v a l i d s t a t e
eFMUCmdState = NOREQUESTEDSTATE;
}
H.37 The StateMachine.cpp Code 221




void StateMachine : : Se tState (eSTATE eNewState )
{
u i n t 8 t nAdjacencyListPos ;
// V a l i d a t e the r e q u e s t e d S t a t e Change b e f o r e so doing
// S h i f t the current s t a t e adjacency v a l u e to the r i g h t
// Checking i f new s t a t e i s a v a l i d t r a n s i t i o n
nAdjacencyListPos = abStateAdj [ eCurrentState ] >> eNewState ;
// Mask o f f the LSB to o b t a i n boo lean answer
// Only change i f new s t a t e i s i n c l u d e d in l i s t
i f ( ( nAdjacencyListPos & 1) )
{
// Using the r e s u l t o f adjacency rev iew ( S t a t e change a u t h o r i t y )
// undertake the S t a t e Change i f so a u t h o r i s e d
eCurrentState = eNewState ;
// Clear the I n c o r r e c t S t a t e Trans i t ion at tempted BIT f l a g
pcBIT−>BITFlagUpdate (INVALID STATE CHG, f a l s e ) ;




// Else i n c o r r e c t r e q u e s t e d S t a t e Trans i t ion
// Therefore s e t BITFail e r r or
// Set the I n c o r r e c t S t a t e Trans i t ion at tempted BIT f l a g
pcBIT−>BITFlagUpdate (INVALID STATE CHG, true ) ;
}
// Update the I2C Tx Msg Buf fer
// F i r s t I n v a l i d a t e curren t message area
g cI2C MsgTx−>I2CInvalidateTxMsg (MSG0) ;
g uI2CUpdate MsgTx . g nType4EnumValue = eCurrentState ;
// Store i t i n t o the I2C Message Area
g cI2C MsgTx−>putMessage (MSG0, &g uI2CUpdate MsgTx ) ;
// F i n a l l y V a l i d a t e Msg area
g cI2C MsgTx−>I2CValidateTxMsg (MSG0) ;
}
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void StateMachine : : StoreRequestedStateChange (eSTATE eReqState )
{
// Store away the FMU r e q u e s t e d s t a t e change
eFMUCmdState = eReqState ;
}
void StateMachine : : CheckFMUCmdStateChange( void )
{
eSTATE eFMUCmdStateCopy ;
eFMUCmdStateCopy = eFMUCmdState ;
i f (eFMUCmdStateCopy != NOREQUESTEDSTATE)
{
// I n v a l i d a t e the FMU Cmd
eFMUCmdState = NOREQUESTEDSTATE;
// Execute the FMU r e q u e s t e d S t a t e Change
SetState (eFMUCmdStateCopy ) ;
}
}
void StateMachine : : StorePackageState (ePKGSTATE eState )
{
// Store away the Package FMU s t a t e
eRecordedPKGState = eState ;
}
bool StateMachine : : I sPackageInState (ePKGSTATE eState ) const
{
i f ( eRecordedPKGState == eState )
{
// Yes the Package i s in the q u e s t i o n e d s t a t e




// The s t a t e s do not match ; the Package i s in some o the r s t a t e
return f a l s e ;
}
}
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H.38 The MsgBuff.h Code
Listing H.35: The MsgBuff header file.
/∗
∗ MsgBuff . h
∗
∗ Created on : 30 Oct 2014




#include <Arduino . h>
#include <s t d i n t . h>
#define NUMBERROWS 2 // P+1 where P = 1 No o f readers
#define BUFFER CLR 0 // f a l s e
#define MSG NEW 1 // t r u e
c l a s s MsgBuff
{
pub l i c :
MsgBuff ( ) ;
void WriteBuff ( Message ∗pMsgIn ) ;
void ReadBuff ( Message ∗MsgOut ) ;
p r i v a t e :
// Index to the row with the l a t e s t message
u i n t 8 t Lates t ;
// NRows = NUMBER ROWS = Number o f rows in
// the message b u f f e r
// Message Buf fer
Message Buff [NUMBERROWS] [ 2 ] ;
// Flag i d e n t i f y i n g requirement to c l e a r
bool MsgValid [NUMBERROWS] ;
// Message count f o r each row
u i n t 8 t ReaderCnt [NUMBERROWS] ;
// Column with more up−to−date message
u i n t 8 t Cl [NUMBERROWS] ;
} ;
#endif /∗ MSGBUFF H ∗/
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H.39 The MsgBuff.cpp Code
Listing H.36: The MsgBuff source file.
/∗
∗ MsgBuff . cpp
∗
∗ Created on : 30 OCt 2014
∗ Author : Ian Saxby 0050083462
∗/
#include <s t d i o . h>
#include ”MsgBuff . h”
MsgBuff : : MsgBuff ( )
: Lates t (0 )
{
// I n i t i a l i s e s t a t u s p o i n t e r s to known s t a t e
for ( u i n t 8 t i = 0 ; i < NUMBERROWS; i++)
{
ReaderCnt [ i ] = 0 ;
Cl [ i ] = 0 ;
}
// I n i t i a l i s e a l l b u f f e r c o n t e n t s to known s t a t e
for ( u i n t 8 t c o l = 0 ; c o l < 2 ; c o l++)
{
for ( u i n t 8 t i = 0 ; i < NUMBERROWS; i++)
{
for ( u i n t 8 t j =0; j< MAX MSG LENGTH; j++)
{





/∗ Referenced from Improved Double Buf fer Algorithm
∗ w i t h i n Improving Wait−Free Algori thms f o r I n t e r p r o c e s s
∗ Communication in Embedded Real−Time Systems .
∗ USENIX 2002 Annual Technica l Conference Paper
∗ Pp 303 − 316 o f the p roce ed in gs
∗/
void MsgBuff : : WriteBuff ( Message ∗pMsgIn )
{
u i n t 8 t i ;
u i n t 8 t c l ;
// f o r ( i = l a t e s t ; ; i ++);
//{
// i f ( ReaderCnt [ i mod NRows ] == 0) break ;
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//}
// c l = not Cl [ i ] ;
// w r i t e Buff [ i ] [ c l ] ;
// Cl [ i ] = c l ;
// L a t e s t = i ;
for ( i = Lates t ; ; i++)
{
i f ( ReaderCnt [ i % NUMBERROWS] == 0)
break ;
}
i f ( Cl [ i ] == 0)
c l = 1 ;
else
c l = 0 ;
// Save the Message to the a v a i l a b l e b u f f e r
Buff [ i ] [ c l ] = (∗pMsgIn ) ;
Cl [ i ] = c l ;
Lates t = i ;
}
void MsgBuff : : ReadBuff ( Message ∗pMsgOut)
{
// Reader to r e t r i e v e l a t e s t I2C message output
u i n t 8 t r idx ;
u i n t 8 t c l ;
// r i d x = L a t e s t
// inc ReaderCnt [ r i d x ]
// c l = Cl [ r i d x ]
// read Buff [ r i d x ] [ c l ]
// dec ReaderCnt [ r i d x ]
r idx = Lates t ;
ReaderCnt [ r idx ]++;
c l = Cl [ r idx ] ;
(∗pMsgOut) = Buff [ r idx ] [ c l ] ;
ReaderCnt [ r idx ]−−;
}
Appendix I
RDS Interface Control Document
This Appendix includes the RDS Interface Control Document developed as part of this
project. The ICD is broken into Seven parts, three each for the RDS FMU to Sensor
Manager and Host FMU to Release Controller covering pin allocation, Tx and Rx message
definitions respectively.
The last part is the Host RPAS to RDS Interconnector pin assignment.
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Title: Regulating Rescue Package Descent through Controlled Autorotation  
 
RDS Interface Control Document 
This document provides for Interface assignment and definition of message data between Host and 
RDS subsystems. The Sensor Manager (SM) and Host Release Controller (RC) functions are hosted on 
16MHz 5V Pro Mini Arduino boards. All communication between FMU and SM or RC is via I2C. The 
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Sensor Manager Pin Assignment (Pro Mini Arduino) 
Table 1. Sensor Manager Pin Assignment 
Group Capability Function Pin 
Name 
Type Input / Output  
Direction 
Actuator Control     
 Rotor Lock Release PD6 (6) PWM Output 
     
Power Control     
 External Power Enable PD4 (4) Level Output 
 Internal Power Enable PD5 (5) Level Output 
     
Interlock     
 Host Connected Input PD7 (7) Level Input 
 Commit to Release PB0 (8) Level Output 
 Host Connected Input PB3 (11) Level Input 
 Debug PC0 (14) Level Input (debnce) 
     
Status     
 Current Sensor FAULT̅̅ ̅̅ ̅̅ ̅̅ ̅ detection PC1 (15) Level Input 
 External Power State Status ONST1̅̅ ̅̅ ̅̅ ̅̅ ̅ PC2 (16) Level Input 
 Internal Power State Status ONST2̅̅ ̅̅ ̅̅ ̅̅ ̅ PC3 (17) Level Input 
     
Analogue Sense     
 Current Usage A7 (22) Analog Input 
 Voltage Supply A6 (19) Analog Input 
     
Quadrature Input Quadrature Sensor A INT0 (2) Pulse Input – IRQ 
 Quadrature Sensor B INT1 (3) Level Input 
     
Communication     
 I2C SDA PC5 (A4) Pulse Bidirectional 
 I2C SCL PC4 (A5) Pulse Bidirectional 
 Serial TX PD0(RX1) Pulse Bidirectional 
 Serial Rx PD1(TX0) Pulse Bidirectional 
     
Supply     
 Vcc Vcc Supply Power 
 Earth GND Supply Power 
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Table 2. RDS FMU to RDS Sensor Manager I2C Rx Messages 
RDS FMU to RDS Sensor Manager I2C Rx Messages 
 (Message in priority order based upon Code value; 1 being highest) 
(Up to 3 Byte Message):  
   Byte 1 = Command Number  
   Byte 2 = Command Data (if required) 
   Byte 3 = Command Data (if required) 
 
Commands Command Data (if applicable) 
   
Slave I2C Response Setup 1 Data Bytes: 2 
  Type: uint8_t 
  Byte 1:  Response Address Request  
  Address Range: 0 – 9 
  (see Receive Table) 
  Byte 2:  Number of bytes to transfer 
  Range: 1 – 3  
  (see Receive Table) 
   
Commanded State Change 2 Data Bytes: 1 
  Type: uint8_t 
  Value: 
   1 - PowerDown 
   2 – Not Used 
   3 - ReadyConfirm 
   4 - ReadyRelease 
   5 - Not Used 
   6 - Abort 
   
Weight off Wheels Status 3 Data Bytes: 1 
  Type: uint8_t 
  Value: 
   0 – Weight on Wheels 
   1 – Weight off Wheels 
   
Current Usage Initialise 4 Data Bytes: 2 
  Type:  Unsigned Integer uint16_t 
  Range: 0 – 1300 mAh 
  Byte 1: LSB 
  Byte 2: MSB 
   
State Change Acknowledge 5 Data Bytes: 0 
   
Debug Interface 6 Data Bytes: 1 
  Type: uint8_t 
  Value: 
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   1 - PowerDown 
   2 - RotorLock Open 
   3 - ReadyConfirm 
   4 - ReadyRelease 
   5 - RotorLock Close 
   6 - Abort 
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Table 3. Sensor Manager to RDS FMU I2C Tx Messages 







   
Sensor Manager 0 Total bytes: 2 
Sensor Manager State (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  0  Msg 0 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:   
   0  Initialise 
   1  Prepared 
   2  BITFailure  
   3 PowerDown  
   4  Abort 
   5 ReadyConfirm 
   6 ReadyRelease 
   7 Separation 
   8 Deploy 
  Units: Not Applicable 
   
Quadrature Data 1 Total bytes: 3 
Quadrature Speed and 
Direction 
(0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  1 Msg 1 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value: LSB byte 
 (2) Internal Buffer Offset Address Value: MSB byte 
  Type:  Integer int16_t 
  Range: -3000 – 3000  
    -3000 – 3000  Angular Speed 
  Units: RPM 
   
Sensor Data 2 Total bytes: 3 
Internal Battery Current 
Usage 
(0) Internal Buffer Offset Address Value 
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  Type:   Enumerated uint8_t 
  Value:  2 Msg 2 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value: LSB byte 
 (2) Internal Buffer Offset Address Value: MSB byte 
  Type:  Unsigned Integer uint16_t 
  Range:  0 – 1300  
  Units:  mAh 
   
Power Mode 3 Total bytes: 2 
Power Mode State (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  3 Msg 3 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:   
   0   Using External Power 
   1  Using Internal Power 
   2  Both Power Supplies disabled 
  Units: Not Applicable 
   
Built In Test 4 Total bytes: 3 
Built In Test Result (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  4 Msg 4 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value: LSB byte 
 (2) Internal Buffer Offset Address Value: MSB byte 
  Type:   Enumerated uint16_t 
  Value:   
  SUPPLY_INT,     // BIT Pos 0 
SUPPLY_EXT,    // BIT Pos 1 
SUPPLY_OFF,   // BIT Pos 2 
CURRENT_FAULT,  // BIT Pos 3 
PACKAGE_INTERLOCK_GONE, // BIT Pos 4 
BATCAP_BELOW_WARN, // BIT Pos 5 
FMU_NOT_COMM,   // BIT Pos 6 
INVALID_STATE_CHG,  // BIT Pos 7 
SUPPLYNOTCMD,   // BIT Pos 8 
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RXBUFF_OVRFLW,  // BIT Pos 9 
FIFO_OVRFLW,  // BIT Pos 10 
HOOK_LOCKED,  // BIT Pos 11 
SPARE1,   // BIT Pos 12 
SPARE2,   // BIT Pos 13 
SPARE3,   // BIT Pos 14 
BIT_FLAG_OVRFLW  // BIT Pos 15 
 
  Units: Not Applicable 
   
Interlocks 5 Total bytes: 4 
RDS Interlock Status (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  5 Msg 5 
  Units: Message Number 
   
 (1) Internal Buffer Offset Address Value 
  Type:   Boolean 
  Value:    
   false  Gone 
    true  Connected 
  Units: Not Applicable 
   
Debug Interlock Status (2) Internal Buffer Offset Address Value 
  Type:   Boolean 
  Value:  
    false  Not asserted 
    true   Debug Mode Asserted 
  Units: Not Applicable 
   
Commit to Release  Interlock 
Status 
(3) Offset Address Value 
  Type:   Boolean 
  Value:    
    false  Not Asserted 
    true   Commit to Release Asserted 
  Units: Not Applicable 
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Host Release Manager Pin Assignment (Pro Mini Arduino) 
Table 4. Host Release Manager Pin Assignment 
Group Capability Function Pin Type Input / Output  
Direction 
Actuator Control     
 RDS Release Lock/Unlock PD6 (6) PWM Output 
 RDS Release Actuator PB1 (9) PWM Output 
 Cable Retraction / extension PB2 (10) PWM Output 
     
Power Control     
 RDS Power Enable PD4 (4) Level Output 
 Spare PD5 (5) Spare Spare 
     
Interlock     
 RDS Connected Wrap Output PD7 (7) Level Output 
 Commit to Release PB0 (8) Level Input 
 RDS Connected Wrap Input PB3 (11) Level Input 
 Debug PC0 (14) Level Input (debnce) 
 Load RDS PB4 (12) Level Input (debnce) 
     
Status     
 Current Sensor FAULT̅̅ ̅̅ ̅̅ ̅̅ ̅ detection PC1 (15) Level Input 
 External Power State Status ONST1̅̅ ̅̅ ̅̅ ̅̅ ̅ PC2 (16) Level Input 
 Internal Power State Status ONST2̅̅ ̅̅ ̅̅ ̅̅ ̅ PC3 (17) Level Input 
     
Analogue Sense      
 Current Usage ADC7 (A7) Analog Input 
 Voltage Supply ADC6 (A6) Analog Input 
     
Communication     
 I2C SDA PC4 (A4) Pulse Bidirectional 
 I2C SCL PC5 (A5) Pulse Bidirectional 
 Serial TX RXD Pulse Bidirectional 
 Serial Rx TXD Pulse Bidirectional 
     
Supply     
 Vcc Vcc Supply Power 
 Earth GND Supply Power 
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Table 5. Host FMU to Host Release Controller I2C Rx Messages 
Host FMU to Host Release Controller I2C Rx Messages 
 (Message in priority order based upon Code value; 1 being highest) 
(Up to 3 Byte Message):  
   Byte 1 = Command Number  
   Byte 2 = Command Data (if required) 
   Byte 3 = Command Data (if required) 
 
Commands Command Data (if applicable) 
   
Slave I2C Response Setup 1 Data Bytes: 2 
  Type: uint8_t 
  Byte 1:  Response Address Request  
  Address Range: 0 – 9 
  (see Receive Table) 
  Byte 2:  Number of bytes to transfer 
  Range: 1 – 4  
  (see Receive Table) 
   
Commanded State Change 2 Data Bytes: 1 
  Type:   Enumerated uint8_t 
  Value: 
   1 – Host Power On 
   2 – Host Power Off 
   3 - ReadyRelease 
   4 - Release 
   5 - Abort 
   
Weight off Wheels Status 3 Data Bytes: 1 
  Type:   Enumerated uint8_t 
  Value: 
   0 – Weight on Wheels 
   1 – Weight off Wheels 
   
RDS State  4 Data Bytes: 1 
   
Debug Commands   
   
RDS Release Unlock / Lock 5 Data Bytes: 1 
  Type:   Enumerated uint8_t 
  Value: 
   0 – Lock  
   1 – Unlock 
   
Cable Retraction / Extension 6 Data Bytes: 1 
  Type:   Enumerated uint8_t 
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  Value: 
   0 – Retract 
   1 – Extend 
   
RDS Release Action 7 Data Bytes: 1 
  Type:   Enumerated uint8_t 
  Value: 
   0 – Hooks Closed 
   1 – Hooks Open 
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Table 6. Host Release Controller to Host FMU I2C Tx Msgs 







Sensor Manager 0 Total bytes: 2 
Host Release Controller State (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  0 Msg 0 
  Units: Message Number 
   
 (1) Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:   
   0  Initialise 
   1  BITFail 
   2  PackageCheck 
   3 Load 
   4  PackageConnectedOff 
   5  PackageConnectedOn 
   6  ReadyRelease 
   7 ReleaseConsent 
   8 Release 
   9 Gone 
   10 Hung 
  Units: Not Applicable 
   
Sensor Data 1 Total bytes: 3 
Host Battery Supply Amount (0) Internal Buffer Offset Address Value 
  Type:  Enumerated uint8_t 
  Value:  1 Msg 1 
  Units: Message Number 
   
 (1) Offset Address Value: LSB byte 
 (2) Offset Address Value: MSB byte 
  Type:   Unsigned Integer uint16_t 
  Range:  0 – 2600  
  Units:  mAh 
  The current RDS mAh usage when powered by Host 
Power supply 
   
Power Mode 2 Total bytes: 2 
Power Mode State (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  2 Msg 2 
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  Units: Message Number 
   
 (1) Offset Address Value 
  Type:   Boolean 
  Value:   
   false  Host Power Off 
   true  Host Power On 
  Units: Not Applicable 
   
Built In Test 3 Total bytes: 2 
Built In Test Result (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  3 Msg 3 
  Units: Message Number 
   
 (1) Offset Address Value 
  Type:   Enumerated int8_t 
  Value:  
  SUPPLY_INT,     // BIT Pos 0 
SUPPLY_EXT,    // BIT Pos 1 
SUPPLY_OFF,   // BIT Pos 2 
CURRENT_FAULT,  // BIT Pos 3 
PACKAGE_INTERLOCK_GONE, // BIT Pos 4 
BATCAP_BELOW_WARN, // BIT Pos 5 
FMU_NOT_COMM,   // BIT Pos 6 
INVALID_STATE_CHG,  // BIT Pos 7 
SUPPLYNOTCMD,   // BIT Pos 8 
RXBUFF_OVRFLW,  // BIT Pos 9 
FIFO_OVRFLW,  // BIT Pos 10 
HOOK_LOCKED,  // BIT Pos 11 
SPARE1,   // BIT Pos 12 
SPARE2,   // BIT Pos 13 
SPARE3,   // BIT Pos 14 
BIT_FLAG_OVRFLW  // BIT Pos 15 
  Units: Not Applicable 
   
Interlocks 4 Total bytes: 3 
Host Interlock Status (0) Internal Buffer Offset Address Value 
  Type:   Enumerated uint8_t 
  Value:  4 Msg 4 
  Units: Message Number 
   
 (1) Offset Address Value 
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  Type:   Enumerated int8_t 
  Value:    
    0  Gone 
    1  Connected 
  Units: Not Applicable 
   
Commit to Release  Interlock 
Status 
(2) Offset Address Value 
  Type:   Enumerated int8_t 
  Value:    
    0  Gone 
    1  Commit to Release Asserted 
  Units: Not Applicable 
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Host to RDS Connector Pin out  
Top (1 – 5) = Shorter edge; Bottom (11 – 15) = Wider edge 
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